

STG4160

Datasheet - production data

Low voltage 0.5 Ω single SPDT switch with break-before-make feature and 15 kV contact ESD protection

Flip Chip 8

Features

- Wide operating voltage range: V_{CC} (opr.) = 1.65 to 4.8 V
- Low power dissipation: $I_{CC} = 0.2 \ \mu A \ (max.) \ at \ T_A = 85 \ ^{\circ}C$
- Low on-resistance:
 - R_{ON} = 0.75 Ω (T_A = 25 °C) at V_{CC} = 2.25 V
 - R_{ON} = 0.50 Ω (T_A = 25 °C) at V_{CC} = 3.0 V
 - R_{ON} = 0.40 Ω (T_A = 25 °C) at V_{CC} = 4.3 V
- Separate supply voltage for switch and control pins
- Latch-up performance exceeds 100 mA per JESD 78, Class II
- ESD performance tested on common pin (D pin):
 - 15 kV IEC 61000-4-2 ESD, contact discharge
 - 8 kV HBM JESD22 A114-B Class II
- ESD performance tested on S1 and S2 pin: 8 kV IEC 61000-4-2 ESD, contact discharge
 - ESD performance test on all other pins:
 - 4 kV HBM (JESD22 A114-B Class II)
 - 400 V machine model (JESD22 A115-A)
 - 1500 V charged-device model (JESD22 C101)

Applications

Mobile phones

Description

The STG4160 device is a high-speed CMOS low voltage single analog SPDT (single pole dual throw) switch or 2:1 multiplexer/demultiplexer switch fabricated in silicon gate C²MOS technology. It is designed to operate from 1.65 to 4.8 V, making this device ideal for portable applications. It offers low on-resistance (0.40 Ω typ.) at V_{CC} = 4.3 V. The SEL inputs are provided to control the switches.

The switch S1 is ON (connected to the common port D) when the SEL input is held high and OFF (high impedance state exists between the two ports) when the SEL is held low. The switch S2 is ON (connected to the common port D) when the SEL input is held low and OFF (high impedance state exist between the two ports) when the SEL is held high.

Additional key features are fast switching speed, break-before-make delay time and ultra power consumption. All inputs and outputs are equipped with protection circuits against static discharge, giving them ESD immunity and transient excess voltage.

Table 1. Device summarv

Order code	Package	Packing	
STG4160BJR	Flip Chip 8	Tape and reel	

This is information on a product in full production.

Contents

1	Pin settings
	1.1 Pin connections
	1.2 Pin description
2	Logic diagram
3	Maximum ratings
4	Electrical characteristics
5	Test circuits
6	Package mechanical data 13
7	Package marking information
8	Revision history



1 Pin settings

1.1 Pin connections



1.2 Pin description

Table 2. Pin assignment

Pin number	Symbol	Name and function
1	S1	Independent channel
2	GND	Ground (0 V)
3	S2	Independent channel
4	VL	Logic supply voltage
5	V _{CC}	Positive supply voltage
6	SEL	Control
7	D	Common channel
8	GND	Ground (0 V)



2 Logic diagram







Table 3. Truth table

SEL	Switch S1	Switch S2
Н	ON	OFF ⁽¹⁾
L	OFF ⁽¹⁾	ON

1. High impedance.



3 Maximum ratings

Stressing the device above the rating listed in *Table 4* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in *Table 5* of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics[®] SURE program and other relevant quality documents.

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage	-0.5 to 5.5	V
VL	Logic supply voltage	-0.5 to 5.5	V
VI	DC input voltage	-0.5 to V _{CC} + 0.5	V
V _{IC}	DC control input voltage	-0.5 to V _L + 5.5	V
V _O	DC output voltage	-0.5 to V _{CC} + 0.5	V
I _{IKC}	DC input diode current on control pin (V _{SEL} < 0 V)	- 50	mA
I _{IK}	DC input diode current (V _{SEL} < 0 V)	± 50	mA
I _{ОК}	DC output diode current	± 20	mA
Ι _Ο	DC output current	± 300	mA
I _{OP}	DC output current peak (pulse at 1 ms, 10% duty cycle)	± 500	mA
$I_{\rm CC}$ or $I_{\rm GND}$	DC V _{CC} or ground current	± 100	mA
PD	Power dissipation at $T_A = 70 \ ^{\circ}C^{(1)}$	500	mW
T _{stg}	Storage temperature	-65 to 150	°C
TL	Lead temperature (10 sec.)	260	°C

Table 4. Absolute maximum ratings	Table	4.	Absolute	maximum	ratings
-----------------------------------	-------	----	----------	---------	---------

1. Derate above 70 °C by 18.5 mW/C.

Symbol	Parameter	Value	Unit		
V _{CC}	Supply voltage		1.65 to 4.8	V	
VL	Logic supply voltage ⁽¹⁾	1.65 to V_{CC}	V		
VI	Input voltage	0 to V _{CC}	V		
V _{IC}	Control input voltage	0 to V _L	V		
Vo	Output voltage	0 to V _{CC}	V		
T _{op}	Operating temperature	-40 to 85	°C		
dt/dv	Input rise and fall time control input	V_{L} = 1.65 to 2.7 V	0 to 20	nc//	
at/dv		V _L = 3.0 to 4.8 V	0 to 10	ns/v	

1. V_L pin should not be left floating.



4 Electrical characteristics

					Value					
Symbol	Parameter V _{CC} (V) V _L (V) Test cond		Test conditions	T _A = 25 °C			-40 to	85 °C	Unit	
					Min.	Тур.	Max.	Min.	Max.	
			1.65 – 1.95		1.25			1.25		
	High level input	165 40	2.3 – 2.7		1.75			1.75		V
VIH	voltage	1.05 – 4.5	3.0 – 3.6		2.34			2.34		v
			4.3		2.80			2.80		
			1.65 – 1.95				0.6		0.6	
V	Low level input	165 40	2.3 – 2.7				0.8		0.8	V
VIL	voltage	1.05 – 4.5	3.0 – 3.6				1.05		1.05	v
			4.3				1.5		1.5	
		1.8				1.5	2.5		3.7	
R _{ON}	On-resistance	2.25	1.65 – 4.3			0.75	1.0		1.3	Ω
		3		$V_{\rm S} = 0$ V to $V_{\rm CC}$		0.50	0.65		0.8	
		3.7				0.45	0.55		0.7	
		4.3				0.40	0.5		0.65	
		1.8		V_{S} = 0 V to V_{CC} I _S = 100 mA		40				mΩ
	On-resistance	2.25				20				
ΔR_{ON}	match between	3	1.65 – 4.3			10				
	channels	3.7				10				
		4.3				10				
		1.8				1.0	1.7		2.0	
		2.25				300	430		550	
R _{FLAT}	On-resistance flatness ⁽²⁾	3	1.65 – 4.3	$V_{\rm S} = 0$ V to $V_{\rm CC}$		150	190		270	mΩ
		3.7				140	180		230	1
		4.3				140	180		220	
I _{OFF}	Sn OFF state leakage current	4.3	4.3	$V_{\rm S}$ = 0.3 to 4.0 $V_{\rm D}$ = 0.3 to 4.0	-30		30	-300	300	nA
I _{ON}	Sn ON state leakage current	4.3	4.3	V _S = 0.3 to 4.0 V _D = open	-30		30	-300	300	nA
I _D	D ON state leakage current	4.3	4.3	V_{S} = open V_{D} = 0 to 4.0	-30		30	-300	300	nA

Table 6. DC specifications





Symbol			V _L (V)	Test conditions	Value					
	Parameter	V _{CC} (V)			T _A = 25 °C			-40 to 85 °C		Unit
					Min.	Тур.	Max.	Min.	Max.	
I _{CC}	Quiescent supply current	1.65 – 4.3	1.65 – 4.3	$V_{SEL} = V_{CC}$ or GND	-0.05		0.05	-0.2	0.2	μA
I _{SEL}	SEL leakage current	1.65 – 4.3	1.65 – 4.3	V _{SEL} = 4.3V or GND	-0.2		0.2	-2	2	μA

Table 6. DC specifications (continued)

1. $\Delta R_{ON} = R_{ON(Max)} - R_{ON(Min)}$.

Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.

		Test conditions			Value										
Symbol	Parameter		N/ 00		Т	A = 25 °	С	-40 to	85 °C	Unit					
		V _{CC} (V)	v _L (v)		Min.	Тур.	Max.	Min.	Max.	-					
		1.65 – 1.95				0.18									
t _{PLH} , Prop t _{PHL} dela	Propagation	2.3 – 2.7	165 40			0.14									
	delay	3.0 – 3.3	1.00 – 4.3			0.12				ns					
		3.6 – 4.3				0.12									
t _{ON} Turn-on time	1.65 – 1.95				70	123		160							
	Turn on time	2.3 – 2.7	165 42	V _S = V _{CC} R _L = 50 Ω C _L = 30 pF		48	62		80	- ns					
		3 – 3.6	1.05 – 4.5			33	43		56						
		4.3				29	38		49						
	Turn-off time	1.65 – 1.95	1.65 – 4.3	1.65 - 4.3 $V_{S} = V_{CC}$ $R_{L} = 50 \Omega$ $C_{L} = 30 \text{ pF}$		36	45		60	- ns					
L .		2.3 – 2.7				35	47		62						
OFF		3 – 3.6				30	40		51						
		4.3				29	38		50						
		1.65 – 1.95								10	42				
+	Break-before-	2.3 – 2.7	165 43	C _L = 35 pF	10	22				1					
۲D	delay	3 – 3.6	1.05 - 4.5	$V_{\rm S} = V_{\rm CC}/2$	5	15				115					
		4.3		0 00	5	12									
		1.65 – 1.95				75									
0	Charge	2.3 – 2.7		C _L = 1 nF		98				pC					
	injection	3.0 - 3.3	1.00 - 4.0	V_{GEN} = 0 V		133									
		3.6 – 4.3				162									

Table 7. AC electrical characteristics (C $_L$ = 35 pF, R $_L$ = 50 $\Omega,\,t_r$ = $t_f \leq\,$ 5 ns)



		Test conditions			Value																			
Symbol	Parameter	N AA			Т	A = 25 °	С	-40 to	85 °C	Unit														
		V _{CC} (V)	v _L (v)		Min.	Тур.	Max.	Min.	Max.															
OIRR				V_{S} = 1 V_{RMS} f = 100 kHz		77																		
	OFF-isolation ⁽¹⁾	1.65 – 4.3	4.3	$V_{S} = 1 V_{RMS}$ f = 1 MHz		67				dB														
							$V_{S} = 1 V_{RMS}$ f = 5 MHz		50															
	Crosstalk	Crosstalk				V _S = 1 V _{RMS} f = 100 kHz		80																
Xtalk			1.65 – 4.3	4.3	$V_{S} = 1 V_{RMS}$ f = 1 MHz		67				dB													
																				V_{S} = 1 V_{RMS} f = 5 MHz		50		
THD	Total harmonic distortion	2.3 – 4.3	4.3	R_L = 600 Ω C_L = 50 pF V_S = V_{CC} f = 600 Hz to 20 kHz		0.01				%														
BW	-3 dB Bandwidth (switch ON)	1.65 – 4.3	4.3	R _L = 50 Ω		50				MHz														

Table 7. AC electrical characteristics (C $_{L}$ = 35 pF, R $_{L}$ = 50 Ω , t $_{r}$ = t $_{f}$ $\leq\,$ 5 ns) (continued)

1. OFF-isolation = 20 $\log_{10} (V_D/V_S)$, V_D = output, V_S = input to off switch.

Table 8. Capacitive characterist

Symbol	Parameter	Test conditions			Value					
		V _{CC} (V)	V _L (V)		T _A = 25 °C		-40 to 85 °C		Unit	
					Min.	Тур.	Max.	Min.	Max.	
C _{SEL}	Control pin input capacitance	1.8 – 4.3	1.8 – 4.3	V _L = V _{CC}		30				pF
C _{SN}	Sn port capacitance	1.8 – 4.3	1.8 – 4.3	V _L = V _{CC}		94				pF
CD	D port capacitance when the switch is enabled	1.8 - 4.3	1.8 – 4.3	V _L = V _{CC}		227				pF



5 Test circuits



Figure 5. Bandwidth















Figure 9. Test circuit



1. $C_L = 5/35 \text{ pF}$ or equivalent (includes jig capacitance).

- 2. $R_L = 50 \Omega$ or equivalent.
- 3. $R_T = Z_{OUT}$ of pulse generator (typically 50 Ω).









Figure 12. Turn-on, turn-off delay time





6 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK is an ST trademark.

Figure 13. Flip Chip 8 package outline



1. Drawing is not to scale.



Symbol	Dimensions (mm)						
Symbol	Min.	Тур.	Max.				
A	0.535	0.58	0.625				
A1	0.18	0.205	0.23				
A2	0.355	0.375	0.395				
b	0.215	0.255	0.295				
D	1.85	1.9	1.95				
D1		1.5					
е	0.45	0.5	0.55				
E	0.85	0.9	0.95				
E1	0.45	0.5	0.55				
SE		0.25					
f	0.19	0.2	0.21				
CCC		0.08					

Table 9. Flip Chip 8 mechanical data

Figure 14. Flip Chip 8 footprint







Figure 15. Flip Chip 8 tape and reel

Figure 16. Tape orientation











7 Package marking information

Marking composition: Flip Chip 8					
Package face: top	Legend				
A B C D E F G	 Unmarkable surface Marking composition field A - 53312 - dot B - 53313 - standard ST logo (0000093) C - 53323 - ECO level D - 53314 - marking area E - 53318 - additional information (max. char. allowed = 1) F - 53319 - Assembly year (Y) G - 53322 - Assembly week (WW) 				

Table 10. Device topside marking information



8 Revision history

Date	Revision	Changes
11-Sep-2008	1	Initial release.
19-Feb-2009	2	Updated: I _{ON} values in <i>Table 6: DC specifications</i> .
15-May-2013	3	Slightly redrawn <i>Figure 3</i> to <i>Figure 15</i> and <i>Figure 17</i> . Updated <i>Figure 16</i> (added "Dot identifying bump A1 location"). Updated <i>Section 3: Maximum ratings</i> (added cross-references). Corrected units in <i>Table 8</i> . Updated <i>Section 6: Package mechanical data</i> (updated ECOPACK text). Added <i>Section 7: Package marking information</i> . Minor corrections throughout document.

Table 11. Document revision history



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Analogue Switch ICs category:

Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below :

FSA3051TMX NLAS4684FCTCG NLAS5223BLMNR2G NLX2G66DMUTCG 425541DB 425528R 099044FB NLAS5123MNR2G PI5A4157CEX PI5A4599BCEX NLAS4717EPFCT1G PI5A3167CCEX SLAS3158MNR2G PI5A392AQE PI5A4157ZUEX PI5A3166TAEX FSA634UCX XS3A1T3157GMX TC4066BP(N,F) DG302BDJ-E3 PI5A100QEX HV2605FG-G HV2301FG-G RS2117YUTQK10 RS2118YUTQK10 RS2227XUTQK10 ADG452BRZ-REEL7 MAX4066ESD+ MAX391CPE+ MAX4730EXT+T MAX314CPE+ BU4066BCFV-E2 MAX313CPE+ BU4S66G2-TR NLASB3157MTR2G TS3A4751PWR NLAST4599DFT2G NLAST4599DTT1G DG300BDJ-E3 DG2503DB-T2-GE1 TC4W53FU(TE12L,F) HV2201FG-G 74HC2G66DC.125 DG3257DN-T1-GE4 ADG619BRMZ-REEL ADG1611BRUZ-REEL7 DG2535EDQ-T1-GE3 LTC201ACN#PBF 74LV4066DB,118 ISL43410IUZ