SLLIMM ${ }^{\text {TM }}$ small low-loss intelligent molded module IPM, 3-phase inverter - $20 \mathrm{~A}, 600 \mathrm{~V}$ short-circuit rugged IGBT

## Datasheet - production data



## Applications

- 3-phase inverters for motor drives
- Air conditioners


## Description

This intelligent power module provides a compact, high performance AC motor drive in a simple, rugged design. Combining ST proprietary control ICs with the most advanced short-circuitrugged IGBT system technology, this device is ideal for 3-phase inverters in applications such as motor drives and air conditioners. SLLIMM ${ }^{\text {TM }}$ is a trademark of STMicroelectronics.

## Features

- IPM 20 A, 600 V 3-phase IGBT inverter bridge including control ICs for gate driving and freewheeling diodes
- Short-circuit rugged IGBTs
- $3.3 \mathrm{~V}, 5 \mathrm{~V}, 15 \mathrm{~V}$ CMOS/TTL inputs comparators with hysteresis and pull down / pull up resistors
- Undervoltage lockout
- Internal bootstrap diode
- Interlocking function
- Smart shutdown function
- Comparator for fault protection against over temperature and overcurrent
- DBC leading to low thermal resistance
- Isolation rating of $2500 \mathrm{~V}_{\mathrm{rms}} / \mathrm{min}$
- UL recognized: UL1557 file E81734

Table 1. Device summary

| Order code | Marking | Package | Packing |
| :---: | :---: | :---: | :---: |
| STGIPS20C60 | GIPS20C60 | SDIP-25L | Tube |

## Contents

1 Internal block diagram and pin configuration ..... 3
2 Electrical ratings ..... 5
2.1 Absolute maximum ratings ..... 5
2.2 Thermal data ..... 6
3 Electrical characteristics ..... 7
3.1 Control part ..... 9
3.2 Waveforms definition ..... 11
4 Smart shutdown function ..... 12
5 Application information ..... 14
5.1 Recommendations ..... 15
6 Package information ..... 16
6.1 SDIP-25L package information ..... 16
6.2 Packing information ..... 18
7 Revision history ..... 19

Figure 1. Internal block diagram


Table 2. Pin description

| Pin ${ }^{\circ}$ | Symbol | Description |
| :---: | :---: | :---: |
| 1 | $\mathrm{OUT}_{U}$ | High-side reference output for U phase |
| 2 | $\mathrm{V}_{\text {bootU }}$ | Bootstrap voltage for U phase |
| 3 | $\overline{\mathrm{LIN}}_{\mathrm{U}}$ | Low-side logic input for U phase |
| 4 | $\mathrm{HIN}_{U}$ | High-side logic input for U phase |
| 5 | $\mathrm{V}_{\mathrm{CC}}$ | Low voltage power supply |
| 6 | OUT $_{V}$ | High-side reference output for V phase |
| 7 | $\mathrm{V}_{\text {boot }} \mathrm{V}$ | Bootstrap voltage for V phase |
| 8 | GND | Ground |
| 9 | $\overline{\mathrm{LIN}}_{V}$ | Low-side logic input for V phase |
| 10 | $\mathrm{HIN}_{V}$ | High-side logic input for V phase |
| 11 | OUT ${ }_{\text {w }}$ | High-side reference output for W phase |
| 12 | $\mathrm{V}_{\text {boot }} \mathrm{W}$ | Bootstrap voltage for W phase |
| 13 | $\overline{\mathrm{LIN}}_{W}$ | Low-side logic input for W phase |
| 14 | $\mathrm{HIN}_{\mathrm{W}}$ | High-side logic input for W phase |
| 15 | $\overline{S D} / O D$ | Shutdown logic input (active low) / open-drain (comparator output) |
| 16 | CIN | Comparator input |
| 17 | $\mathrm{N}_{\mathrm{W}}$ | Negative DC input for W phase |
| 18 | W | W phase output |
| 19 | P | Positive DC input |
| 20 | $\mathrm{N}_{V}$ | Negative DC input for V phase |
| 21 | V | $V$ phase output |
| 22 | P | Positive DC input |
| 23 | $\mathrm{N}_{\mathrm{U}}$ | Negative DC input for U phase |
| 24 | U | U phase output |
| 25 | P | Positive DC input |

Figure 2. Pin layout (bottom view)


## 2 Electrical ratings

### 2.1 Absolute maximum ratings

Table 3. Inverter part

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{PN}}$ | Supply voltage applied between $\mathrm{P}-\mathrm{N}_{\mathrm{U}}, \mathrm{N}_{\mathrm{V}}, \mathrm{N}_{\mathrm{W}}$ | 450 | V |
| $\mathrm{~V}_{\mathrm{PN}(\text { surge })}$ | Supply voltage (surge) applied between $\mathrm{P}-\mathrm{N}_{\mathrm{U}}$, <br> $\mathrm{N}_{\mathrm{V}}, \mathrm{N}_{\mathrm{W}}$ | 500 | V |
| $\mathrm{~V}_{\mathrm{CES}}$ | Each IGBT collector emitter voltage $\left(\mathrm{V}_{\text {IN }}{ }^{(1)}=0\right)$ | 600 | V |
| $\pm \mathrm{I}_{\mathrm{C}}$ | Each IGBT continuous collector current <br> at $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ | 20 | A |
| $\pm \mathrm{I}_{\mathrm{CP}}{ }^{(2)}$ | Each IGBT pulsed collector current | 40 | A |
| $\mathrm{P}_{\mathrm{TOT}}$ | Each IGBT total dissipation at $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ | 46 | W |
| $\mathrm{t}_{\mathrm{scw}}$ | Short circuit withstand time, $\mathrm{V}_{\mathrm{CE}}=0.5 \mathrm{~V}_{(\mathrm{BR}) \mathrm{CES}}$ <br> $\mathrm{T}_{J}=125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {boot }}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN (1) }}=0-5 \mathrm{~V}$ | 5 | $\mu \mathrm{~s}$ |

1. Applied between $\operatorname{HIN}_{\mathrm{i}}, \overline{\operatorname{LIN}}_{\mathrm{i}}$ and GND for $\mathrm{i}=\mathrm{U}, \mathrm{V}, \mathrm{W}$
2. Pulse width limited by max junction temperature

Table 4. Control part

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}$ | Output voltage applied between <br> OUT $_{\mathrm{U},}$ OUT $_{\mathrm{V},}$ OUT $\mathrm{T}_{\mathrm{W}}$ - GND | $\mathrm{V}_{\text {boot }}-21$ to $\mathrm{V}_{\text {boot }}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Low voltage power supply | -0.3 to +21 | V |
| $\mathrm{~V}_{\mathrm{CIN}}$ | Comparator input voltage | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{~V}_{\text {boot }}$ | Bootstrap voltage applied between <br> $\mathrm{V}_{\text {boot }} \mathrm{i}-\mathrm{OUT}_{\mathrm{i}}$ for $\mathrm{i}=\mathrm{U}, \mathrm{V}, \mathrm{W}$ | -0.3 to 620 | V |
| $\mathrm{~V}_{\text {IN }}$ | Logic input voltage applied between $\mathrm{HIN}, \overline{\mathrm{LIN}}$ and <br> GND | -0.3 to 15 | V |
| $\mathrm{~V}_{\overline{\text { SD/OD }}}$ | Open drain voltage | -0.3 to 15 | V |
| $\mathrm{dV}_{\mathrm{OUT}} / \mathrm{dt}$ | Allowed output slew rate | 50 | $\mathrm{~V} / \mathrm{ns}$ |

Table 5. Total system

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {ISO }}$ | Isolation withstand voltage applied between each <br> pin and heatsink plate (AC voltage, $\mathrm{t}=60$ sec.) | 2500 | V |
| $\mathrm{~T}_{\mathrm{j}}$ | Power chips operating junction temperature | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{C}}$ | Module case operation temperature | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

### 2.2 Thermal data

Table 6. Thermal data

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{R}_{\text {thJC }}$ | Thermal resistance junction-case single IGBT | 2.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | Thermal resistance junction-case single diode | 5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |



1. Simulated curves refer to typical IGBT parameters and maximum $\mathrm{R}_{\mathrm{th} \mathrm{j}-\mathrm{c} \text {. }}$

## 3 Electrical characteristics

$\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ unless otherwise specified.

Table 7. Inverter part

| Symbol | Parameter | Test conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\text {CE(sat) }}$ | Collector-emitter saturation voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {boot }}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}{ }^{(1)}=0 \div 5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{C}}=20 \mathrm{~A} \end{aligned}$ | - | 1.6 | 2 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {boot }}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}{ }^{(1)}=0 \div 5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{C}}=20 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C} \end{aligned}$ | - | 1.7 |  |  |
| $I_{\text {CES }}$ | Collector-cut off current $\left(\mathrm{V}_{\mathrm{IN}}{ }^{(1)}=0\right.$ "logic state") | $\mathrm{V}_{\mathrm{CE}}=550 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\text {Boot }}=15 \mathrm{~V}$ | - |  | 100 | $\mu \mathrm{A}$ |
| $V_{F}$ | Diode forward voltage | $\mathrm{V}_{\mathrm{IN}}{ }^{(1)}=0$ "logic state", $\mathrm{I}_{\mathrm{C}}=20 \mathrm{~A}$ | - |  | 2.2 | V |

Inductive load switching time and energy

| $\mathrm{t}_{\text {on }}$ | Turn-on time | $\begin{aligned} & \mathrm{V}_{\mathrm{PN}}=300 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{boot}}=15 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}{ }^{(1)}=0 \div 5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{C}}=20 \mathrm{~A} \end{aligned}$ <br> (see Figure 5) | - | 390 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{c} \text { (on) }}$ | Crossover time (on) |  | - | 170 | - |  |
| $\mathrm{t}_{\text {off }}$ | Turn-off time |  | - | 970 | - |  |
| $\mathrm{t}_{\mathrm{c} \text { (off) }}$ | Crossover time (off) |  | - | 150 | - |  |
| $\mathrm{t}_{\mathrm{rr}}$ | Reverse recovery time |  | - | 284 | - |  |
| $\mathrm{E}_{\text {on }}$ | Turn-on switching losses |  | - | 520 | - | $\mu \mathrm{J}$ |
| $\mathrm{E}_{\text {off }}$ | Turn-off switching losses |  | - | 460 | - |  |

1. Applied between $\operatorname{HIN}_{\mathrm{i}}, \overline{\mathrm{LIN}}_{\mathrm{i}}$ and GND for $\mathrm{i}=\mathrm{U}, \mathrm{V}, \mathrm{W}$. ( $\overline{\mathrm{LIN}}$ inputs are active-low).

Note: $\quad t_{O N}$ and $t_{O F F}$ include the propagation delay time of the internal drive. $t_{C(O N)}$ and $t_{C(O F F)}$ are the switching time of IGBT itself under the internally given gate driving condition.

Figure 5. Switching time test circuit


Figure 6. Switching time definition

(a) turn-on
(b) turn-off

Figure 4 "Switching time definition" refers to HIN inputs (active high). For $\overline{\operatorname{LIN}}$ inputs (active low), $\mathrm{V}_{\mathrm{IN}}$ polarity must be inverted for turn-on and turn-off.

### 3.1 Control part

Table 8. Low voltage power supply ( $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$ unless otherwise specified)

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {cc_hys }}$ | $\mathrm{V}_{\text {cc }}$ UV hysteresis |  | 1.2 | 1.5 | 1.8 | V |
| $\mathrm{V}_{\text {cc_thon }}$ | $\mathrm{V}_{\mathrm{cc}}$ UV turn ON threshold |  | 11.5 | 12 | 12.5 | V |
| $\mathrm{V}_{\text {cc_thOFF }}$ | $\mathrm{V}_{\mathrm{cc}}$ UV turn OFF threshold |  | 10 | 10.5 | 11 | V |
| $\mathrm{I}_{\text {qccu }}$ | Undervoltage quiescent supply current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V} \\ & \overline{\mathrm{SD}} / \mathrm{OD}=5 \mathrm{~V} ; \overline{\mathrm{LIN}}=5 \mathrm{~V} ; \\ & \mathrm{H}_{\mathrm{IN}}=0, \mathrm{C}_{\mathrm{IN}}=0 \end{aligned}$ |  |  | 450 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{q c c}$ | Quiescent current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V} \\ & \overline{\mathrm{SD} / \mathrm{OD}=5 \mathrm{~V} ; \overline{\mathrm{LIN}}=5 \mathrm{~V}} \\ & \mathrm{H}_{\mathrm{IN}}=0, \mathrm{C}_{\mathrm{IN}}=0 \end{aligned}$ |  |  | 3.5 | mA |
| $V_{\text {ref }}$ | Internal comparator (CIN) reference voltage |  | 0.5 | 0.54 | 0.58 | V |

Table 9. Bootstrapped voltage ( $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$ unless otherwise specified)

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {BS_hys }}$ | $\mathrm{V}_{\text {BS }}$ UV hysteresis |  | 1.2 | 1.5 | 1.8 | V |
| $\mathrm{V}_{\text {BS_thON }}$ | $\mathrm{V}_{\text {BS }}$ UV turn ON threshold |  | 11.1 | 11.5 | 12.1 | V |
| $\mathrm{V}_{\text {BS_thOFF }}$ | $\mathrm{V}_{\mathrm{BS}}$ UV turn OFF threshold |  | 9.8 | 10 | 10.6 | V |
| $\mathrm{I}_{\text {QBSU }}$ | Undervoltage $V_{B S}$ quiescent current | $\begin{aligned} & \mathrm{V}_{\mathrm{BS}}<9 \mathrm{~V} \\ & \hline \mathrm{SD} / \mathrm{OD}=5 \mathrm{~V} ; \overline{\mathrm{LIN}} \text { and } \\ & \mathrm{HIN}=5 \mathrm{~V} ; \mathrm{C}_{\mathrm{IN}}=0 \end{aligned}$ |  | 70 | 110 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {QBS }}$ | $\mathrm{V}_{\mathrm{BS}}$ quiescent current | $\begin{aligned} & \mathrm{V}_{\mathrm{BS}}=15 \mathrm{~V} \\ & \mathrm{SD} / \mathrm{OD}=5 \mathrm{~V} ; \overline{\mathrm{LIN}} \text { and } \\ & \mathrm{HIN}=5 \mathrm{~V} ; \mathrm{C}_{\mathrm{IN}}=0 \end{aligned}$ |  | 200 | 300 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{DS} \text { (on) }}$ | Bootstrap driver on resistance | $\mathrm{LIN}=5 \mathrm{~V} ; \mathrm{HIN}=0 \mathrm{~V}$ |  | 120 |  | $\Omega$ |

Table 10. Logic inputs ( $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$ unless otherwise specified)

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{il}}$ | Low level logic threshold voltage |  | 0.8 |  | 1.1 | V |
| $\mathrm{V}_{\text {ih }}$ | High level logic threshold voltage |  | 1.9 |  | 2.25 | V |
| $\mathrm{I}_{\mathrm{HINh}}$ | HIN logic "1" input bias current | $\mathrm{HIN}=15 \mathrm{~V}$ | 110 | 175 | 260 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{HINI}}$ | HIN logic "0" input bias current | HIN $=0 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LINI }}$ |  | $\overline{\mathrm{LIN}}=0 \mathrm{~V}$ | 3 | 6 | 20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LINh }}$ |  | $\overline{\mathrm{LIN}}=15 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SDh }}$ | $\overline{S D}$ logic "0" input bias current | $\overline{\mathrm{SD}}=15 \mathrm{~V}$ | 30 | 120 | 300 | $\mu \mathrm{A}$ |
| $I_{\text {SDI }}$ | $\overline{\mathrm{SD}}$ logic "1" input bias current | $\overline{\mathrm{SD}}=0 \mathrm{~V}$ |  |  | 3 | $\mu \mathrm{A}$ |
| Dt | Dead time | see Figure 7 and Table 13 |  | 1.2 |  | $\mu \mathrm{s}$ |

Table 11. Sense comparator characteristics ( $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$ unless otherwise specified)

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {ib }}$ | Input bias current | $\mathrm{V}_{\mathrm{CIN}(\mathrm{i})}=1 \mathrm{~V}$ | - |  | 3 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\text {ol }}$ | Open-drain low-level output <br> voltage | $\mathrm{I}_{\text {od }}=3 \mathrm{~mA}$ | - |  | 0.5 | V |
| $\mathrm{t}_{\mathrm{d} \text { _comp }}$ | Comparator delay | $\overline{\mathrm{SD} / \mathrm{OD} \text { pulled to } 5 \mathrm{~V} \text { through }}$ <br> $100 \mathrm{k} \Omega$ resistor | - | 90 | 130 | ns |
| SR | Slew rate | $\mathrm{C}_{\mathrm{L}}=180 \mathrm{pF} ; \mathrm{R}_{\mathrm{pu}}=5 \mathrm{k} \Omega$ | - | 60 |  | $\mathrm{~V} / \mathrm{\mu sec}$ |
| $\mathrm{t}_{\text {sd }}$ | Shut down to high / low side <br> driver propagation delay | $\mathrm{V}_{\mathrm{out}}=0, \mathrm{~V}_{\text {boot }}=\mathrm{V}_{\mathrm{CC}}$, <br> $\mathrm{V}_{\text {IN }}=0$ to 3.3 V | 50 | 125 | 200 |  |
| $\mathrm{t}_{\text {isd }}$ | Comparator triggering to high / <br> low side driver turn-off <br> propagation delay | Measured applying a voltage <br> step from 0 V to 3.3 V to pin <br> CIN | 50 | 200 | 250 | ns |

Table 12. Truth table

| Condition | Logic input (V) |  |  | Output |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { SD} / O D ~}$ | $\overline{\text { LIN }}$ | HIN | LVG | HVG |
| Shutdown enable <br> half-bridge tri-state | L | X | X | L | L |
| Interlocking <br> half-bridge tri-state | H | L | H | L | L |
| 0 'logic state" <br> half-bridge tri-state | H | H | L | L | L |
| 1 "logic state" <br> low side direct driving | H | L | L | H | L |
| 1 "logic state" <br> high side direct driving | H | H | H | L | H |

Note:
$X$ : don't care

### 3.2 Waveforms definition



## 4 Smart shutdown function

The STGIPS20C60 integrates a comparator for fault sensing purposes. The comparator has an internal voltage reference $\mathrm{V}_{\text {ref }}$ connected to the inverting input, while the non-inverting input, available on pin $\left(\mathrm{C}_{\mathrm{IN}}\right)$, can be connected to an external shunt resistor in order to implement a simple over-current protection function. When the comparator triggers, the device is set in shutdown state and both its outputs are set to low-level leading the halfbridge in tri-state. In the common overcurrent protection architectures the comparator output is usually connected to the shutdown input through a RC network, in order to provide a mono-stable circuit, which implements a protection time that follows the fault condition. Our smart shutdown architecture allows to immediately turn-off the output gate driver in case of overcurrent, the fault signal has a preferential path which directly switches off the outputs. The time delay between the fault and the outputs turn-off is no more dependent on the RC values of the external network connected to the shutdown pin. At the same time the DMOS connected to the open-drain output (pin SD/OD) is turned on by the internal logic which holds it on until the shutdown voltage is lower than the logic input lower threshold $\left(\mathrm{V}_{\mathrm{il}}\right)$. Finally the smart shutdown function provides the possibility to increase the real disable time without increasing the constant time of the external RC network.

Figure 8. Smart shutdown timing waveforms


Please refer to Table 11 for internal propagation delay time details.

## 5 Application information

Figure 9. Typical application circuit


### 5.1 Recommendations

- Input signal HIN is active high logic. A $85 \mathrm{k} \Omega$ (typ.) pull down resistor is built-in for each high side input. If an external RC filter is used, for noise immunity, pay attention to the variation of the input signal level.
- Input signal $\overline{\mathrm{LIN}}$ is active low logic. A $720 \mathrm{k} \Omega$ (typ.) pull-up resistor, connected to an internal 5 V regulator through a diode, is built-in for each low side input.
- To prevent the input signals oscillation, the wiring of each input should be as short as possible.
- By integrating an application specific type HVIC inside the module, direct coupling to MCU terminals without any opto-coupler is possible.
- Each capacitor should be located as nearby the pins of IPM as possible.
- Low inductance shunt resistors should be used for phase leg current sensing.
- Electrolytic bus capacitors should be mounted as close to the module bus terminals as possible. Additional high frequency ceramic capacitor mounted close to the module pins will further improve performance.
- The $\overline{\mathrm{SD}} / \mathrm{OD}$ signal should be pulled up to $5 \mathrm{~V} / 3.3 \mathrm{~V}$ with an external resistor (see Section 4: Smart shutdown function for detailed info).

Table 13. Recommended operating conditions

| Symbol | Parameter | Conditions |  | Value |  |  |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
|  |  |  | Mnit |  |  |  |
| $\mathrm{V}_{\mathrm{PN}}$ | Supply Voltage | Applied between P-Nu,Nv,Nw |  | 300 | 400 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Control supply voltage | Applied between $\mathrm{V}_{\mathrm{CC}}-\mathrm{GND}$ | 13.5 | 15 | 18 | V |
| $\mathrm{~V}_{\mathrm{BS}}$ | High side bias voltage | Applied between $\mathrm{V}_{\mathrm{BOOT}}-\mathrm{OUT}_{\mathrm{i}}$ for <br> $\mathrm{i}=\mathrm{U}, \mathrm{V}, \mathrm{W}$ | 13 |  | 18 | V |
| $\mathrm{t}_{\text {dead }}$ | Blanking time to <br> prevent Arm-short | For each input signal | 1.5 |  |  | $\mu \mathrm{~s}$ |
| $\mathrm{f}_{\text {PWM }}$ | PWM input signal | $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{C}}<100^{\circ} \mathrm{C}$ <br> $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{j}}<125^{\circ} \mathrm{C}$ |  |  | 20 | kHz |
| $\mathrm{T}_{\mathrm{C}}$ | Case operation <br> temperature |  |  |  | 100 | ${ }^{\circ} \mathrm{C}$ |

Note: $\quad$ For further details, refer to AN3338.

## 6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ${ }^{\circledR}$ packages, depending on their level of environmental compliance. ECOPACK ${ }^{\circledR}$ specifications, grade definitions and product status are available at: www.st.com. ECOPACK ${ }^{\circledR}$ is an ST trademark.

Please refer to dedicated technical note TN0107 for mounting instructions.

### 6.1 SDIP-25L package information

Figure 10. SDIP-25L package outline


Table 14. SDIP-25L mechanical data

| Dim. | mm |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |
| A | 43.90 | 44.40 | 44.90 |
| A1 | 1.15 | 1.35 | 1.55 |
| A2 | 1.40 | 1.60 | 1.80 |
| A3 | 38.90 | 39.40 | 39.90 |
| B | 21.50 | 22.00 | 22.50 |
| B1 | 11.25 | 11.85 | 12.45 |
| B2 | 24.83 | 25.23 | 25.63 |
| C | 5.00 | 5.40 | 6.00 |
| C1 | 6.50 | 7.00 | 7.50 |
| C2 | 11.20 | 11.70 | 12.20 |
| C3 | 2.90 | 3.00 | 3.10 |
| e | 2.15 | 2.35 | 2.55 |
| e1 | 3.40 | 3.60 | 3.80 |
| e2 | 4.50 | 4.70 | 4.90 |
| e3 | 6.30 | 6.50 | 6.70 |
| D |  | 33.30 |  |
| D1 |  | 5.55 |  |
| E |  | 11.20 |  |
| E1 |  | 1.40 |  |
| F | 0.85 | 1.00 | 1.15 |
| F1 | 0.35 | 0.50 | 0.65 |
| R | 1.55 | 1.75 | 1.95 |
| T | 0.45 | 0.55 | 0.65 |
| V | $0^{\circ}$ |  | $6^{\circ}$ |

### 6.2 Packing information

Figure 11. SDIP-25L packing specification


## 7 Revision history

Table 15. Document revision history

| Date | Revision | Changes |
| :---: | :---: | :--- |
| $08-M a r-2013$ | 1 | Initial release |
| $20-M a r-2013$ | 2 | Added Figure 3 and Figure 4 on page 6. |
| 17-Jun-2013 | 3 | Updated Dt value in Table 10: Logic inputs (VCC = 15 V unless <br> otherwise specified), Figure 7: Dead time and interlocking <br> waveforms definition and t dead in Table 13: Recommended <br> operating conditions. |
| 09-Jul-2013 | 4 | Updated Dt value in Table 10: Logic inputs (VCC = 15 V unless <br> otherwise specified). |
| 16-Jul-2013 | 5 | Updated Table 2: Pin description, Table 8: Low voltage power <br> supply (VCC = 15 V unless otherwise specified) and Table 9: <br> Bootstrapped voltage (VCC = 15 V unless otherwise specified) |
| 14-May-2014 | 6 | Updated Table 3: Inverter part, Table 6: Thermal data, Table 7: <br> Inverter part and Section 7: Packaging mechanical data. <br> Minor text changes. |
| 20-Mar-2015 | 7 | Minor text and formating changes. <br> Updated Figure 2 <br> Section 6: Package information: <br> - Renamed (was Package mechanical data) <br> - Updated with revised package outline and mechanical data. <br> - Added Section 6.2: Packing information (was Section 7: <br> Packaging mechanical data) |

## IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
© 2015 STMicroelectronics - All rights reserved

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for IGBT Modules category:
Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below :
F3L400R07ME4_B22 F4-50R07W2H3_B51 FB15R06W1E3 FB20R06W1E3_B11 FD1000R33HE3-K FD400R12KE3 FD400R33KF2C-K FD401R17KF6C_B2 FD-DF80R12W1H3_B52 FF200R06YE3 FF300R12KE4_E FF450R12ME4P FF600R12IP4V FP15R12W2T4 FP20R06W1E3 FP50R12KT3 FP75R07N2E4_B11 FS10R12YE3 FS150R07PE4 FS150R12PT4 FS200R12KT4R FS20R06W1E3_B11 FS50R07N2E4_B11 FZ1000R33HE3 FZ1800R17KF4 DD250S65K3 DF1000R17IE4 DF1000R17IE4D_B2 DF1400R12IP4D DF200R12PT4_B6 DF400R07PE4R_B6 BSM75GB120DN2_E3223c-Se F3L300R12ME4_B22 F3L75R07W2E3_B11 F4-50R12KS4_B11 FD1400R12IP4D FD200R12PT4_B6 FD800R33KF2C-K FF150R12ME3G FF300R17KE3_S4 FF300R17ME4_B11 FF401R17KF6C_B2 FF650R17IE4D_B2 FF900R12IP4D FF900R12IP4DV FP50R07N2E4_B11 FS100R07PE4 FS150R07N3E4_B11 FS150R17N3E4 FS150R17PE4

