


STM32F058C8 STM32F058R8 STM32F058T8

Advanced ARM®-based 32-bit MCU, 64 KB Flash, 11 timers, ADC, DAC and comm. interfaces, 1.8 V

Datasheet - production data

Features

- Core: ARM[®] 32-bit Cortex[®]-M0 CPU, frequency up to 48 MHz
- Memories
 - 64 Kbytes of Flash memory
 - 8 Kbytes of SRAM with HW parity checking
- CRC calculation unit
- Power management
 - Digital and I/O supply: V_{DD} = 1.8 V ± 8%
 - Analog supply: V_{DDA} = from V_{DD} to 3.6 V
 - Low power modes: Sleep, Stop
 - V_{BAT} supply for RTC and backup registers
- Clock management
 - 4 to 32 MHz crystal oscillator
 - 32 kHz oscillator for RTC with calibration
 - Internal 8 MHz RC with x6 PLL option
 - Internal 40 kHz RC oscillator
- Up to 54 fast I/Os
 - All mappable on external interrupt vectors
 - Up to 35 I/Os with 5 V tolerant capability
- 5-channel DMA controller
- One 12-bit, 1.0 µs ADC (up to 16 channels)
 - Conversion range: 0 to 3.6 V
 - Separate analog supply from 2.4 up to 3.6
- One 12-bit DAC channel
- Two fast low-power analog comparators with programmable input and output
- Up to 17 capacitive sensing channels supporting touchkey, linear and rotary touch sensors
- Up to 11 timers
 - One 16-bit 7-channel advanced-control timer for 6 channels PWM output, with deadtime generation and emergency stop
 - One 32-bit and one 16-bit timer, with up to 4 IC/OC, usable for IR control decoding
 - One 16-bit timer, with 2 IC/OC, 1 OCN, deadtime generation and emergency stop



- Two 16-bit timers, each with IC/OC and OCN, deadtime generation, emergency stop and modulator gate for IR control
- One 16-bit timer with 1 IC/OC
- Independent and system watchdog timers
- SysTick timer: 24-bit downcounter
- One 16-bit basic timer to drive the DAC
- Calendar RTC with alarm and periodic wakeup from Stop
- Communication interfaces
 - Up to two I²C interfaces, one supporting Fast Mode Plus (1 Mbit/s) with extra current sink, SMBus/PMBus and wakeup from Stop mode
 - Up to two USARTs supporting master synchronous SPI and modem control, one with ISO7816 interface, LIN, IrDA capability, auto baud rate detection and wakeup feature
 - Up to two SPIs (18 Mbit/s) with 4 to 16 programmable bit frame, one with I²S interface multiplexed
- HDMI CEC interface, wakeup on header reception
- Serial wire debug (SWD)
- 96-bit unique ID
- All packages ECOPACK[®]2

Contents

1	Intro	luction	8
2	Desc	iption	9
3	Func	ional overview	2
	3.1	ARM®-Cortex®-M0 core	2
	3.2	Memories	2
	3.3	Boot modes	
	3.4	Cyclic redundancy check calculation unit (CRC)	3
	3.5	Power management	
		3.5.1 Power supply schemes	
		3.5.2 Power-on reset	3
		3.5.3 Low-power modes	3
	3.6	Clocks and startup 1	4
	3.7	General-purpose inputs/outputs (GPIOs)	5
	3.8	Direct memory access controller (DMA)	6
	3.9	Interrupts and events	6
		3.9.1 Nested vectored interrupt controller (NVIC)	6
		3.9.2 Extended interrupt/event controller (EXTI)	6
	3.10	Analog-to-digital converter (ADC) 1	6
		3.10.1 Temperature sensor	7
		3.10.2 Internal voltage reference (V _{REFINT})	7
		3.10.3 V _{BAT} battery voltage monitoring	8
	3.11	Digital-to-analog converter (DAC) 1	8
	3.12	Comparators (COMP) 1	8
	3.13	Touch sensing controller (TSC) 1	8
	3.14	Timers and watchdogs	20
		3.14.1 Advanced-control timer (TIM1)	20
		3.14.2 General-purpose timers (TIM2, 3, 14, 15, 16, 17)	21
		3.14.3 Basic timer TIM6	21
		3.14.4 Independent watchdog (IWDG)	21
		3.14.5 System window watchdog (WWDG)	22
		3.14.6 SysTick timer	22



	3.15	Real-ti	me clock (RTC) and backup registers	22
	3.16	Inter-in	ntegrated circuit interface (I ² C)	23
	3.17	Univer	sal synchronous/asynchronous receiver/transmitter (USART)	24
	3.18	Serial _l	peripheral interface (SPI) / Inter-integrated sound interface (I ² S) .	25
	3.19	High-d	efinition multimedia interface (HDMI) - consumer	
			nics control (CEC)	25
	3.20	Serial	wire debug port (SW-DP)	25
4	Pino	uts and	pin descriptions	26
5	Mem	ory ma	pping	35
6	Elect	rical ch	naracteristics	38
	6.1	Param	eter conditions	. 38
		6.1.1	Minimum and maximum values	. 38
		6.1.2	Typical values	. 38
		6.1.3	Typical curves	. 38
		6.1.4	Loading capacitor	. 38
		6.1.5	Pin input voltage	. 38
		6.1.6	Power supply scheme	
		6.1.7	Current consumption measurement	. 40
	6.2	Absolu	te maximum ratings	41
	6.3	Operat	ting conditions	43
		6.3.1	General operating conditions	. 43
		6.3.2	Operating conditions at power-up / power-down	. 43
		6.3.3	Embedded reference voltage	. 44
		6.3.4	Supply current characteristics	. 44
		6.3.5	Wakeup time from low-power mode	. 53
		6.3.6	External clock source characteristics	. 53
		6.3.7	Internal clock source characteristics	. 57
		6.3.8	PLL characteristics	. 60
		6.3.9	Memory characteristics	. 60
		6.3.10	EMC characteristics	
		6.3.11	Electrical sensitivity characteristics	. 62
		6.3.12	I/O current injection characteristics	
		6.3.13	I/O port characteristics	
		6.3.14	NRST and NPOR pin characteristics	. 69

		6.3.15	12-bit ADC characteristics	70
		6.3.16	DAC electrical specifications	74
		6.3.17	Comparator characteristics	76
		6.3.18	Temperature sensor characteristics	78
		6.3.19	V _{BAT} monitoring characteristics	78
		6.3.20	Timer characteristics	78
		6.3.21	Communication interfaces	79
7	Pack	kage info	ormation	. 85
	7.1	UFBGA	A64 package information	. 85
	7.2	LQFP6	4 package information	. 88
	7.3	UFQFF	PN48 package information	. 91
	7.4	WLCSI	P36 package information	. 94
	7.5	Therma	al characteristics	97
		7.5.1	Reference document	97
		7.5.2	Selecting the product temperature range	97
8	Orde	ering inf	ormation	100
9	Revi	sion his	story	101

List of tables

Table 1.	STM32F058C8/R8/T8 family device features and peripheral counts	10
Table 2.	Temperature sensor calibration values	17
Table 3.	Internal voltage reference calibration values	
Table 4.	Capacitive sensing GPIOs available on STM32F058C8/R8/T8 devices	19
Table 5.	No. of capacitive sensing channels available on STM32F058C8/R8/T8 devices	19
Table 6.	Timer feature comparison	20
Table 7.	Comparison of I ² C analog and digital filters	23
Table 8.	STM32F058C8/R8/T8 I ² C implementation	
Table 9.	STM32F058C8/R8/T8 USART implementation	24
Table 10.	STM32F058C8/R8/T8 SPI/I ² S implementation	
Table 11.	Legend/abbreviations used in the pinout table	
Table 12.	Pin definitions	
Table 13.	Alternate functions selected through GPIOA_AFR registers for port A	33
Table 14.	Alternate functions selected through GPIOB_AFR registers for port B	
Table 15.	STM32F058C8/R8/T8 peripheral register boundary addresses	
Table 16.	Voltage characteristics	
Table 17.	Current characteristics	
Table 18.	Thermal characteristics	
Table 19.	General operating conditions	
Table 20.	Operating conditions at power-up / power-down	
Table 21.	Embedded internal reference voltage	
Table 22.	Typical and maximum current consumption from V _{DD} at 1.8 V	
Table 23.	Typical and maximum current consumption from the V _{DDA} supply	
Table 24.	Typical and maximum consumption in Stop mode	
Table 25.	Typical and maximum current consumption from the V _{BAT} supply	
Table 26.	Typical current consumption, code executing from Flash memory,	
	running from HSE 8 MHz crystal	48
Table 27.	Switching output I/O current consumption	
Table 28.	Peripheral current consumption	
Table 29.	Low-power mode wakeup timings	
Table 30.	High-speed external user clock characteristics	
Table 31.	Low-speed external user clock characteristics	
Table 32.	HSE oscillator characteristics	
Table 33.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	
Table 34.	HSI oscillator characteristics	
Table 35.	HSI14 oscillator characteristics	
Table 36.	LSI oscillator characteristics	
Table 37.	PLL characteristics	
Table 38.	Flash memory characteristics	
Table 39.	Flash memory endurance and data retention	
Table 40.	EMS characteristics	
Table 41.	EMI characteristics	
Table 42.	ESD absolute maximum ratings	
Table 43.	Electrical sensitivities	
Table 44.	I/O current injection susceptibility	
Table 45.	I/O static characteristics	
Table 46.	Output voltage characteristics	
· · · · · ·		



STM32F058C8 STM32F058R8 STM32F058T8

Table 48.	NRST pin characteristics	69
Table 49.	NPOR pin characteristics	
Table 50.	ADC characteristics	
Table 51.	R _{AIN} max for f _{ADC} = 14 MHz	71
Table 52.	ADC accuracy	
Table 53.	DAC characteristics	74
Table 54.	Comparator characteristics	76
Table 55.	TS characteristics	78
Table 56.	V _{BAT} monitoring characteristics	78
Table 57.	TIMx characteristics	
Table 58.	IWDG min/max timeout period at 40 kHz (LSI)	79
Table 59.	WWDG min/max timeout value at 48 MHz (PCLK)	79
Table 60.	I ² C analog filter characteristics	80
Table 61.	SPI characteristics	
Table 62.	I ² S characteristics	82
Table 63.	UFBGA64 package mechanical data	85
Table 64.	UFBGA64 recommended PCB design rules	86
Table 65.	LQFP64 package mechanical data	88
Table 66.	UFQFPN48 package mechanical data	92
Table 67.	WLCSP36 package mechanical data	94
Table 68.	WLCSP36 recommended PCB design rules	95
Table 69.	Package thermal characteristics	97
Table 70.	Ordering information scheme	100
Table 71.	Document revision history	101



List of figures

Figure 1.	Block diagram	11
Figure 2.	Clock tree	15
Figure 3.	UFBGA64 package pinout	
Figure 4.	LQFP64 package pinout	27
Figure 5.	UFQFPN48 package pinout	
Figure 6.	WLCSP36 package pinout	
Figure 7.	STM32F058x8 memory map	35
Figure 8.	Pin loading conditions	
Figure 9.	Pin input voltage	
Figure 10.	Power supply scheme	39
Figure 11.	Current consumption measurement scheme	40
Figure 12.	High-speed external clock source AC timing diagram	
Figure 13.	Low-speed external clock source AC timing diagram	54
Figure 14.	Typical application with an 8 MHz crystal	
Figure 15.	Typical application with a 32.768 kHz crystal	
Figure 16.	HSI oscillator accuracy characterization results for soldered parts	
Figure 17.	HSI14 oscillator accuracy characterization results	59
Figure 18.	TC and TTa I/O input characteristics	
Figure 19.	Five volt tolerant (FT and FTf) I/O input characteristics	36
Figure 20.	I/O AC characteristics definition	38
Figure 21.	Recommended NRST pin protection	39
Figure 22.	ADC accuracy characteristics	73
Figure 23.	Typical connection diagram using the ADC	73
Figure 24.	12-bit buffered / non-buffered DAC	75
Figure 25.	Maximum V _{REFINT} scaler startup time from power down	77
Figure 26.	SPI timing diagram - slave mode and CPHA = 0	31
Figure 27.	SPI timing diagram - slave mode and CPHA = 1	31
Figure 28.	SPI timing diagram - master mode	32
Figure 29.	I ² S slave timing diagram (Philips protocol)	
Figure 30.	I ² S master timing diagram (Philips protocol)	34
Figure 31.	UFBGA64 package outline	
Figure 32.	Recommended footprint for UFBGA64 package 8	
Figure 33.	UFBGA64 package marking example	37
Figure 34.	LQFP64 package outline	
Figure 35.	Recommended footprint for LQFP64 package	
Figure 36.	LQFP64 package marking example	
Figure 37.	UFQFPN48 package outline	
Figure 38.	Recommended footprint for UFQFPN48 package	
Figure 39.	UFQFPN48 package marking example	
Figure 40.	WLCSP36 package outline	
Figure 41.	Recommended pad footprint for WLCSP36 package	
Figure 42.	WLCSP36 package marking example	
Figure 43.	LQFP64 P _D max versus T _A	99



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F058C8/R8/T8 microcontrollers.

This document should be read in conjunction with the STM32F0xxxx reference manual (RM0091). The reference manual is available from the STMicroelectronics website www.st.com.

For information on the ARM[®] Cortex[®]-M0 core, please refer to the Cortex[®]-M0 Technical Reference Manual, available from the www.arm.com website.



2 Description

The STM32F058C8/R8/T8 microcontrollers incorporate the high-performance ARM[®] Cortex[®]-M0 32-bit RISC core operating at up to 48 MHz frequency, high-speed embedded memories (64 Kbytes of Flash memory and 8 Kbytes of SRAM), and an extensive range of enhanced peripherals and I/Os. All devices offer standard communication interfaces (up to two I²Cs, up to two SPIs, one I²S, one HDMI CEC and up to two USARTs), one 12-bit ADC, one 12-bit DAC, six 16-bit timers, one 32-bit timer and an advanced-control PWM timer.

The STM32F058C8/R8/T8 microcontrollers operate in the -40 to +85 $^{\circ}$ C and -40 to +105 $^{\circ}$ C temperature ranges at a 1.8 V \pm 8% power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

The STM32F058C8/R8/T8 microcontrollers include devices in four different packages ranging from 36 pins to 64 pins with a die form also available upon request. Depending on the device chosen, different sets of peripherals are included.

These features make the STM32F058C8/R8/T8 microcontrollers suitable for a wide range of applications such as application control and user interfaces, hand-held equipment, A/V receivers and digital TV, PC peripherals, gaming and GPS platforms, industrial applications, PLCs, inverters, printers, scanners, alarm systems, video intercoms and HVACs.



Table 1. STM32F058C8/R8/T8 family device features and peripheral counts

Peripheral		STM32F058T8	STM32F058C8	STM32F058R8
Flash memory (Kbyte)		64		
SRAM	(Kbyte)	8		
	Advanced control		1 (16-bit)	
Timers	General purpose		5 (16-bit) 1 (32-bit)	
	Basic		1 (16-bit)	
	SPI [I ² S] ⁽¹⁾	1 [1]	2	[1]
Comm.	I ² C	2		
interfaces	USART	2		
	CEC	1		
	it ADC of channels)	1 1 (10 ext. + 3 int.) (16 ext. +		1 (16 ext. + 3 int.)
	it DAC of channels)	1 (1)		
Analog c	omparator	2		
GF	PIOs	28	38	54
Capacitive se	nsing channels	13	16	17
Max. CPU frequency		48 MHz		
Operating voltage		V_{DD} = 1.8 V ± 8%, V_{DDA} = from V_{DD} to 3.6 V		
Operating temperature		Ambient operating temperature: -40°C to 85°C / -40°C to 105°C Junction temperature: -40°C to 105°C / -40°C to 125°C		
Packages		WLCSP36 UFQFPN48 LQFP64 UFBGA64		

^{1.} The SPI1 interface can be used either in SPI mode or in I²S audio mode.

SWCLK SWDIO as AF Serial Wire V_{DD} = 1.8 V ±8% V_{SS} Debug POWER V_{DD18} 8 Flash O Flash GPL 64 KB 32-bit @ V_{DD} CORTEX-M0 CPU $f_{MAX} = 48 \text{ MHz}$ SUPPLY SUPERVISION POR ◀ NPOR SRAM Bus matrix SRAM controller Reset ◀ NRST 8 KB **NPOR** Int ◀ V_{DDA} NVIC @ Vnn HSI14 RC 14 MHz HSI RC 8 MHz @ V_{DDA} **‡** PLLCLK @ V_{DD} PLL LSI OSC_IN OSC_OUT GP DMA RC 40 kHz XTAL OSC 4-32 MHz Ind. Window WDG RESET & CLOCK CONTROL POR 录. GPIO port A PA[15:0] < V_{BAT} = 1.65 to 3.6 V @ VRAT GPIO port B PB[15:0] ∀
 System and peripheral XTAL32 kHz OSC32 IN OSC32_OUT clocks PC[15:0] · GPIO port C 2 TAMPER-RTC (ALARM OUT) Backup RTC AHB GPIO port D PD2 RTC interface CRC PF[1:0] PF[7:4] GPIO port F 4 channels 3 compl. channels BRK, ETR input as AF PAD Analog PWM TIMER 1 6 groups of 4 channels Touch switches AHB 4 ch., ETR as AF TIMER 2 32-bit SYNC APB TIMER 3 4 ch., ETR as AF TIMER 14 1 channel as AF EXT. IT WKUP 2 channels 1 compl, BRK as AF TIMER 15 MOSI/SD MISO/MCK SCK/CK 1 channel 1 compl, BRK as AF SPI1/I2S1 TIMER 16 NSS/WS as AF Window WDG 1 channel 1 compl, BRK as AF TIMER 17 MOSI/MISO ► IR_OUT as AF DBGMCU SCK/NSS as AF RX, TX,CTS, RTS, CK as AF USART1 RX, TX,CTS, RTS, CK as AF USART2 SYSCFG IF SCL, SDA, SMBA (extra mA FM+) as AF INPUT + INPUT -OUTPUT GP comparator 1 I2C1 GP comparator 2 SCL, SDA as AF I2C2 @ V_{DDA} Temp. HDMI-CEC CEC as AF sensor 16x AD input IF 12-bit ADC → DAC_OUT1 as AF TIMER 6 IF 12-bit DAC V_{SSA} @ V_{DDA} @ V_{DDA} Power domain of analog blocks: V_{BAT} V_{DD} V_{DDA} MSv30921V2

Figure 1. Block diagram



3 Functional overview

Figure 1 shows the general block diagram of the STM32F058C8/R8/T8 devices.

3.1 ARM®-Cortex®-M0 core

The ARM[®] Cortex[®]-M0 is a generation of ARM 32-bit RISC processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM[®] Cortex[®]-M0 processors feature exceptional code-efficiency, delivering the high performance expected from an ARM core, with memory sizes usually associated with 8- and 16-bit devices.

The STM32F058C8/R8/T8 devices embed ARM core and are compatible with all ARM tools and software.

3.2 Memories

The device has the following features:

- 8 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states and featuring embedded parity checking with exception generation for fail-critical applications.
- The non-volatile memory is divided into two arrays:
 - 64 Kbytes of embedded Flash memory for programs and data
 - Option bytes

The option bytes are used to write-protect the memory (with 4 KB granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protection, debug features (Cortex[®]-M0 serial wire) and boot in RAM selection disabled

3.3 Boot modes

At startup, the boot pin and boot selector option bit are used to select one of the three boot options:

- boot from User Flash memory
- boot from System Memory
- boot from embedded SRAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART on pins PA14/PA15 or PA9/PA10.



3.4 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a CRC-32 (Ethernet) polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.5 Power management

3.5.1 Power supply schemes

- $V_{DD} = V_{DDIO1} = 1.8 \text{ V} \pm 8\%$: external power supply for I/Os (V_{DDIO1}) and digital logic. It is provided externally through VDD pins.
- V_{DDA} = from V_{DD} to 3.6 V: external analog power supply for ADC, DAC, RCs and PLL (minimum voltage to be applied to V_{DDA} is 2.4 V when the ADC or DAC are used). It is provided externally through VDDA pin. The V_{DDA} voltage level must be always greater or equal to the V_{DD} voltage level and must be established first.
- V_{BAT} = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

For more details on how to connect power pins, refer to Figure 10: Power supply scheme.

3.5.2 Power-on reset

To guarantee a proper power-on reset, the NPOR pin must be held low until V_{DD} is stable. When V_{DD} is stable, the reset state can be exited either by:

- putting the NPOR pin in high impedance (NPOR pin has an internal pull-up), or by
- forcing the pin to high level by connecting it to V_{DDA}

3.5.3 Low-power modes

The STM32F058C8/R8/T8 microcontrollers support two low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

Stop mode achieves very low power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled.

The device can be woken up from Stop mode by any of the EXTI lines. The EXTI line source can be one of the 16 external lines, RTC, I2C1 USART1, COMPx or the CEC.

The CEC, USART1 and I2C1 peripherals can be configured to enable the HSI RC oscillator so as to get clock for processing incoming data.



Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop mode.

3.6 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used external crystal, resonator or oscillator).

Several prescalers allow the application to configure the frequency of the AHB and the APB domains. The maximum frequency of the AHB and the APB domains is 48 MHz.






Figure 2. Clock tree

3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions.



The I/O configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

3.8 Direct memory access controller (DMA)

The 5-channel general-purpose DMAs manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers.

The DMA supports circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

DMA can be used with the main peripherals: SPIx, I2Sx, I2Cx, USARTx, all TIMx timers (except TIM14), DAC and ADC.

3.9 Interrupts and events

3.9.1 Nested vectored interrupt controller (NVIC)

The STM32F0xx family embeds a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels (not including the 16 interrupt lines of Cortex -M0) and 4 priority levels.

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

3.9.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 24 edge detector lines used to generate interrupt/event requests and wake-up the system. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 54 GPIOs can be connected to the 16 external interrupt lines.

3.10 Analog-to-digital converter (ADC)

The 12-bit analog-to-digital converter has up to 16 external and 3 internal (temperature



sensor, voltage reference, VBAT voltage measurement) channels and performs conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

3.10.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = 3.3 V (± 10 mV)	0x1FFF F7B8 - 0x1FFF F7B9
TS_CAL2	TS ADC raw data acquired at a temperature of 110 °C (± 5 °C), V _{DDA} = 3.3 V (± 10 mV)	0x1FFF F7C2 - 0x1FFF F7C3

Table 2. Temperature sensor calibration values

3.10.2 Internal voltage reference (V_{RFFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and comparators. V_{REFINT} is internally connected to the ADC_IN17 input channel. The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 3. Internal voltage reference calibration values

Calibration value name	Description Memory address	
VREFINT_CAL	Raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = 3.3 V (± 10 mV)	0x1FFF F7BA - 0x1FFF F7BB



3.10.3 V_{BAT} battery voltage monitoring

This embedded hardware feature allows the application to measure the V_{BAT} battery voltage using the internal ADC channel ADC_IN18. As the V_{BAT} voltage may be higher than V_{DDA} , and thus outside the ADC input range, the V_{BAT} pin is internally connected to a bridge divider by 2. As a consequence, the converted digital value is half the V_{BAT} voltage.

3.11 Digital-to-analog converter (DAC)

The 12-bit buffered DAC channels can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in non-inverting configuration.

This digital Interface supports the following features:

- Left or right data alignment in 12-bit mode
- Synchronized update capability
- DMA capability
- External triggers for conversion

Five DAC trigger inputs are used in the device. The DAC is triggered through the timer trigger outputs and the DAC interface is generating its own DMA requests.

3.12 Comparators (COMP)

The device embeds two fast rail-to-rail low-power comparators with programmable reference voltage (internal or external), hysteresis and speed (low speed for low power) and with selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- DAC output pins
- Internal reference voltage or submultiple (1/4, 1/2, 3/4). Refer to *Table 21: Embedded internal reference voltage* for the value and precision of the internal reference voltage.

Both comparators can wake up from STOP mode, generate interrupts and breaks for the timers and can be also combined into a window comparator.

3.13 Touch sensing controller (TSC)

The STM32F058C8/R8/T8 devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 17 capacitive sensing channels distributed over 6 analog I/O groups.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (glass, plastic...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists in charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. To limit the CPU bandwidth usage, this acquisition is directly managed by the



hardware touch sensing controller and only requires few external components to operate. For operation, one capacitive sensing GPIO in each group is connected to an external capacitor and cannot be used as effective touch sensing channel.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library, which is free to use and allows touch sensing functionality to be implemented reliably in the end application.

Table 4. Capacitive sensing GPIOs available on STM32F058C8/R8/T8 devices

Group	Group Capacitive sensing signal name		
	TSC_G1_IO1	PA0	
1	TSC_G1_IO2	PA1	
'	TSC_G1_IO3	PA2	
	TSC_G1_IO4	PA3	
	TSC_G2_IO1	PA4	
2	TSC_G2_IO2	PA5	
2	TSC_G2_IO3	PA6	
	TSC_G2_IO4	PA7	
	TSC_G3_IO1	PC5	
3	TSC_G3_IO2	PB0	
	TSC_G3_IO3	PB1	

Group Capacitive sensing signal name		Pin name
	TSC_G4_IO1	PA9
4	TSC_G4_IO2	PA10
4	TSC_G4_IO3	PA11
	TSC_G4_IO4	PA12
	TSC_G5_IO1	PB3
5	TSC_G5_IO2	PB4
3	TSC_G5_IO3	PB6
	TSC_G5_IO4	PB7
	TSC_G6_IO1	PB11
6	TSC_G6_IO2	PB12
0	TSC_G6_IO3	PB13
	TSC_G6_IO4	PB14

Table 5. No. of capacitive sensing channels available on STM32F058C8/R8/T8 devices

Analog I/O group	Number of capacitive sensing channels			
Analog I/O group	STM32F058R8	STM32F058C8	STM32F058T8	
G1	3	3	3	
G2	3	3	3	
G3	2	1	1	
G4	3	3	3	
G5	3	3	3	
G6	3	3	0	
Number of capacitive sensing channels	17	16	13	



2

1

1

1

3.14 Timers and watchdogs

The STM32F058C8/R8/T8 devices include up to six general-purpose timers, one basic timer and an advanced control timer.

Table 6 compares the features of the different timers.

DMA Complementary Counter Counter **Prescaler** Capture/compare **Timer Timer** request resolution factor channels outputs type type generation Advanced Up, down, integer from TIM1 16-bit Yes 4 3 control up/down 1 to 65536 Up. down. integer from TIM2 32-bit Yes 4 up/down 1 to 65536 Up, down, integer from TIM3 16-bit Yes 4 1 to 65536 up/down General integer from TIM14 16-bit Up No 1 purpose 1 to 65536

integer from

1 to 65536

integer from

1 to 65536 integer from

1 to 65536

Table 6. Timer feature comparison

3.14.1 Advanced-control timer (TIM1)

16-bit

16-bit

16-bit

Up

Up

Uр

The advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on six channels. It has complementary PWM outputs with programmable inserted dead times. It can also be seen as a complete general-purpose timer. The four independent channels can be used for:

Yes

Yes

Yes

input capture

TIM15

TIM16

TIM17

TIM6

Basic

- output compare
- PWM generation (edge or center-aligned modes)
- one-pulse mode output

If configured as a standard 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0-100%).

The counter can be frozen in debug mode.

Many features are shared with those of the standard timers which have the same architecture. The advanced control timer can therefore work together with the other timers via the Timer Link feature for synchronization or event chaining.



3.14.2 General-purpose timers (TIM2, 3, 14, 15, 16, 17)

There are six synchronizable general-purpose timers embedded in the STM32F058C8/R8/T8 devices (see *Table 6* for differences). Each general-purpose timer can be used to generate PWM outputs, or as simple time base.

TIM2, TIM3

STM32F058C8/R8/T8 devices feature two synchronizable 4-channel general-purpose timers. TIM2 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIM3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.

The TIM2 and TIM3 general-purpose timers can work together or with the TIM1 advanced-control timer via the Timer Link feature for synchronization or event chaining.

TIM2 and TIM3 both have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

Their counters can be frozen in debug mode.

TIM14

This timer is based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

TIM14 features one single channel for input capture/output compare, PWM or one-pulse mode output.

Its counter can be frozen in debug mode.

TIM15, TIM16 and TIM17

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

TIM15 has two independent channels, whereas TIM16 and TIM17 feature one single channel for input capture/output compare, PWM or one-pulse mode output.

The TIM15, TIM16 and TIM17 timers can work together, and TIM15 can also operate with TIM1 via the Timer Link feature for synchronization or event chaining.

TIM15 can be synchronized with TIM16 and TIM17.

TIM15, TIM16 and TIM17 have a complementary output with dead-time generation and independent DMA request generation.

Their counters can be frozen in debug mode.

3.14.3 Basic timer TIM6

This timer is mainly used for DAC trigger generation. It can also be used as a generic 16-bit time base.

3.14.4 Independent watchdog (IWDG)

The independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop mode. It can be used



either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

3.14.5 System window watchdog (WWDG)

The system window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the APB clock (PCLK). It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.14.6 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- a 24-bit down counter
- autoreload capability
- maskable system interrupt generation when the counter reaches 0
- programmable clock source (HCLK or HCLK/8)

3.15 Real-time clock (RTC) and backup registers

The RTC and the five backup registers are supplied through a switch that takes power either on V_{DD} supply when present or through the V_{BAT} pin. The backup registers are five 32-bit registers used to store 20 bytes of user application data when V_{DD} power is not present. They are not reset by a system or power reset.

The RTC is an independent BCD timer/counter. Its main features are the following:

- calendar with subseconds, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- automatic correction for 28, 29 (leap year), 30, and 31 day of the month
- programmable alarm with wake up from Stop mode capability
- on-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize the RTC with a master clock
- digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- two anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop mode on tamper event detection
- timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop mode on timestamp event detection
- reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision

DocID023402 Rev 4 22/104



The RTC clock sources can be:

- a 32.768 kHz external crystal
- a resonator or oscillator
- the internal low-power RC oscillator (typical frequency of 40 kHz)
- the high-speed external clock divided by 32

3.16 Inter-integrated circuit interface (I²C)

Up to two I²C interfaces (I2C1 and I2C2) can operate in multimaster or slave modes. Both can support Standard mode (up to 100 kbit/s) and Fast mode (up to 400 kbit/s) and, I2C1 also supports Fast Mode Plus (up to 1 Mbit/s) with extra output drive.

Both support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (two addresses, one with configurable mask). They also include programmable analog and digital noise filters.

Table 7. Comparison of I²C analog and digital filters

Aspect	Analog filter	Digital filter		
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2Cx peripheral clocks		
Benefits	Available in Stop mode	Extra filtering capability vs.standard requirementsStable length		
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.		

In addition, I2C1 provides hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1 also has a clock domain independent from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.

The I2C peripherals can be served by the DMA controller.

Refer to *Table 8* for the differences between I2C1 and I2C2.

Table 8. STM32F058C8/R8/T8 I²C implementation

I ² C features ⁽¹⁾	I2C1	I2C2
7-bit addressing mode	Х	Х
10-bit addressing mode	Х	Х
Standard mode (up to 100 kbit/s)	Х	Х
Fast mode (up to 400 kbit/s)	Х	Х
Fast Mode Plus (up to 1 Mbit/s) with extra output drive I/Os	Х	-
Independent clock	Х	-



Table 8. STM32F058C8/R8/T8 I²C implementation (continued)

I ² C features ⁽¹⁾	I2C1	I2C2
SMBus	Х	-
Wakeup from STOP	Х	-

^{1.} X = supported.

Universal synchronous/asynchronous receiver/transmitter 3.17 (USART)

The device embeds up to two universal synchronous/asynchronous receivers/transmitters (USART1, USART2) which communicate at speeds of up to 6 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 DE signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART1 supports also SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability and auto baud rate feature, and has a clock domain independent of the CPU clock, allowing to wake up the MCU from Stop mode.

The USART interfaces can be served by the DMA controller.

Table 9. STM32F058C8/R8/T8 USART implementation

USART modes/features ⁽¹⁾	USART1	USART2
Hardware flow control for modem	Х	X
Continuous communication using DMA	Х	Х
Multiprocessor communication	Х	Х
Synchronous mode	Х	Х
Smartcard mode	Х	-
Single-wire half-duplex communication	Х	Х
IrDA SIR ENDEC block	Х	-
LIN mode	Х	-
Dual clock domain and wakeup from Stop mode	Х	-
Receiver timeout interrupt	Х	-
Modbus communication	Х	-
Auto baud rate detection	Х	-
Driver Enable	Х	Х

^{1.} X = supported.

DocID023402 Rev 4 24/104



3.18 Serial peripheral interface (SPI) / Inter-integrated sound interface (I²S)

Up to two SPIs are able to communicate up to 18 Mbit/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

One standard I²S interface (multiplexed with SPI1) supporting four different audio standards can operate as master or slave at half-duplex communication mode. It can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by an 8-bit programmable linear prescaler. When operating in master mode, it can output a clock for an external audio component at 256 times the sampling frequency.

Table 10. STM32F058C8/R8/T8 SPI/I²S implementation

SPI features ⁽¹⁾	SPI1	SPI2
Hardware CRC calculation	X	Х
Rx/Tx FIFO	Х	Х
NSS pulse mode	Х	Х
I ² S mode	Х	-
TI mode	Х	Х

^{1.} X = supported.

3.19 High-definition multimedia interface (HDMI) - consumer electronics control (CEC)

The device embeds a HDMI-CEC controller that provides hardware support for the Consumer Electronics Control (CEC) protocol (Supplement 1 to the HDMI standard).

This protocol provides high-level control functions between all audiovisual products in an environment. It is specified to operate at low speeds with minimum processing and memory overhead. It has a clock domain independent from the CPU clock, allowing the HDMI_CEC controller to wakeup the MCU from Stop mode on data reception.

3.20 Serial wire debug port (SW-DP)

An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.


4 Pinouts and pin descriptions

Figure 3. UFBGA64 package pinout Top view 8 0 PC14-OSC32_ PC13 PB9 PA14 PA13 Α PB4 PB3 PA15 PC15 OSC32 QUT VBAT PB8 В воото PD2 PC11 (PC10 PA12 OSC_ С PF4 PB7 PB5 PC12 PA10 PA9 PA11 PF1-OSC_ QUT D PF5 PB6 VSS PC9 VSS PF6 PA8 Ε NRST PC1 PC0 VDD VDD PF7 PC7 PC8 F VSSA PC2 PA2 PA5 PB0 PC6 PB15 PB14 G PC3 PA0 PA3 PA6 PB1 NPOR) PB10 PB13 Н VDDA PA1 PA4 PA7 PC4 PC5 PB11 PB12 UFBGA64 MSv32133V2

Top view VBAT □ 48 🗆 PF7 47 PF6 PC13 □ PC14-OSC32_IN 46 🗖 PA13 PC15-OSC32_OUT 45 PA12 PF0-OSC_IN[44 ☐ PA11 PF1-OSC_OUT 43 PA10 NRST [42 🗖 PA9 PC0 □ 41 🗖 PA8 LQFP64 PC1 [40 PC9 PC2 □ 10 39 D PC8 РС3 □ 38 🗀 PC7 VSSA ☐ VDDA ☐ 12 37 D PC6 13 36 □ PB15 PA0 🗆 14 35 PB14 PA1 □ 15 34 🗀 PB13 PA2 □ 16 33 PB12 PA3 | PF4 | PF5 | PF5 | PA4 | PA5 | PA6 | PA7 | PC4 | PC5 | PB0 | PB1 | MSv30922V2

Figure 4. LQFP64 package pinout








Figure 6. WLCSP36 package pinout

 The above figure shows the package in top view, changing from bottom view in the previous document versions.

Table 11. Legend/abbreviations used in the pinout table

Table 11. Legend/abbreviations used in the pinout table							
Na	me	Abbreviation	Definition				
Pin name Unless otherwise specified in brackets below the pin name, the pin function during after reset is the same as the actual pin name							
		S	Supply pin				
Pin	type	I	Input-only pin				
		I/O	Input / output pin				
		FT	5 V-tolerant I/O				
		FTf	5 V-tolerant I/O, FM+ capable				
		TTa 3.3 V-tolerant I/O directly connected to ADC					
I/O str	ucture	POR External power on reset pin with embedded weak pull-up responsered from V _{DDA}					
		TC	Standard 3.3 V I/O				
		В	Dedicated BOOT0 pin				
		RST	Bidirectional reset pin with embedded weak pull-up resistor				
No	tes	Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset.					
Pin	Alternate functions	Functions selected	d through GPIOx_AFR registers				
functions	Additional functions	Functions directly selected/enabled through peripheral registers					

Table 12. Pin definitions

Pin	num	ber				Φ		Pin functions	
LQFP64	UFBGA64	UFQFPN48	WLCSP36	Pin name (function upon reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
1	B2	1	-	VBAT	S	-	-	Backup power	supply
2	A2	2	A6	PC13	I/O	TC	(1)(2)	-	RTC_TAMP1, RTC_TS, RTC_OUT, WKUP2
3	A1	3	B6	PC14-OSC32_IN (PC14)	I/O	TC	(1)(2)	-	OSC32_IN
4	B1	4	C6	PC15- OSC32_OUT (PC15)	I/O	TC	(1)(2)	-	OSC32_OUT
5	C1	5	B5	PF0-OSC_IN (PF0)	I/O	FT	-	- OSC_IN	
6	D1	6	C5	PF1-OSC_OUT (PF1)	I/O	FT	-	- OSC_OUT	
7	E1	7	D5	NRST	I/O	RST	-	Device reset input / internal reset output (active low)	
8	E3	1	1	PC0	I/O	TTa	-	EVENTOUT	ADC_IN10
9	E2	1	1	PC1	I/O	TTa	-	EVENTOUT	ADC_IN11
10	F2	1	1	PC2	I/O	TTa	-	EVENTOUT	ADC_IN12
11	G1	ı	ı	PC3	I/O	TTa	-	EVENTOUT	ADC_IN13
12	F1	8	D6	VSSA	S	-	(3)	Analog gro	und
13	H1	9	E5	VDDA	S	-	-	Analog power	supply
14	G2	10	F6	PA0	I/O	TTa	-	USART2_CTS, TIM2_CH1_ETR, COMP1_OUT, TSC_G1_IO1	ADC_IN0, COMP1_INM6, RTC_TAMP2, WKUP1
15	H2	11	D4	PA1	I/O	TTa	-	USART2_RTS, TIM2_CH2, TSC_G1_IO2, EVENTOUT	ADC_IN1, COMP1_INP
16	F3	12	E4	PA2	I/O	TTa	-	USART2_TX, TIM2_CH3, TIM15_CH1, COMP2_OUT, TSC_G1_IO3	ADC_IN2, COMP2_INM6
17	G3	13	F5	PA3	I/O	TTa	-	USART2_RX, TIM2_CH4, TIM15_CH2, TSC_G1_IO4	ADC_IN3, COMP2_INP
18	C2	-	ı	PF4	I/O	FT	-	EVENTOUT	-
19	D2	-	-	PF5	I/O	FT	-	EVENTOUT	-



Table 12. Pin definitions (continued)

Pin	num	ber						Pin functi	ons
LQFP64	UFBGA64	UFQFPN48	WLCSP36	Pin name (function upon reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
20	Н3	14	C3	PA4	I/O	ТТа	-	SPI1_NSS, I2S1_WS, USART2_CK, TIM14_CH1, TSC_G2_IO1	ADC_IN4, COMP1_INM4, COMP2_INM4, DAC_OUT1
21	F4	15	D3	PA5	I/O	TTa	-	SPI1_SCK, I2S1_CK, CEC, TIM2_CH1_ETR, TSC_G2_IO2	ADC_IN5, COMP1_INM5, COMP2_INM5
22	G4	16	E3	PA6	I/O	ТТа	-	SPI1_MISO, I2S1_MCK, TIM3_CH1, TIM1_BKIN, TIM16_CH1, COMP1_OUT, TSC_G2_IO3, EVENTOUT	ADC_IN6
23	H4	17	F4	PA7	I/O	ТТа	-	SPI1_MOSI, I2S1_SD, TIM3_CH2, TIM14_CH1, TIM1_CH1N, TIM17_CH1, COMP2_OUT, TSC_G2_IO4, EVENTOUT	
24	H5	-	1	PC4	I/O	TTa	-	EVENTOUT	ADC_IN14
25	H6	-	-	PC5	I/O	TTa	-	TSC_G3_IO1	ADC_IN15
26	F5	18	F3	PB0	I/O	ТТа	-	TIM3_CH3, TIM1_CH2N, TSC_G3_IO2, EVENTOUT	ADC_IN8
27	G5	19	D2	PB1	I/O	TTa		TIM3_CH4, TIM14_CH1, TIM1_CH3N, TSC_G3_IO3	ADC_IN9
28	G6	20	F2	NPOR	I	POR	(4)	Device power-on reset	input (active low)
29	G7	21	ı	PB10	I/O	FT	(5)	I2C2_SCL, CEC, TIM2_CH3, TSC_SYNC	-
30	Н7	22	ı	PB11	I/O	FT	(5)	I2C2_SDA, TIM2_CH4, TSC_G6_IO1, EVENTOUT	-
31	D4	23	F1	VSS	S		-	Ground	I
32	E4	24	E1	VDD	S		-	Digital power	supply
33	Н8	25	-	PB12	I/O	FT	(5)	SPI2_NSS, TIM1_BKIN, TSC_G6_IO2, EVENTOUT	-
34	G8	26	-	PB13	I/O	FT	(5)	SPI2_SCK, TIM1_CH1N, TSC_G6_IO3	-
35	F8	27	-	PB14	I/O	FT	(5)	SPI2_MISO, TIM1_CH2N, TIM15_CH1, TSC_G6_IO4	-

Table 12. Pin definitions (continued)

Pin	num	ber					denini	Pin functions	
LQFP64	UFBGA64	UFQFPN48	WLCSP36	Pin name (function upon reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
36	F7	28	1	PB15	I/O	FT	(5)	SPI2_MOSI, TIM1_CH3N, TIM15_CH1N, TIM15_CH2	RTC_REFIN
37	F6	-	-	PC6	I/O	FT	-	TIM3_CH1	-
38	E7	-	-	PC7	I/O	FT	-	TIM3_CH2	-
39	E8	-	-	PC8	I/O	FT	-	TIM3_CH3	-
40	D8	-	-	PC9	I/O	FT	-	TIM3_CH4	-
41	D7	29	E2	PA8	I/O	FT	-	USART1_CK, TIM1_CH1, EVENTOUT, MCO	-
42	C7	30	D1	PA9	I/O	FT	-	USART1_TX, TIM1_CH2, TIM15_BKIN, TSC_G4_IO1	-
43	C6	31	C1	PA10	I/O	FT	-	USART1_RX, TIM1_CH3, TIM17_BKIN, TSC_G4_IO2	-
44	C8	32	C2	PA11	I/O	FT	-	USART1_CTS, TIM1_CH4, COMP1_OUT, TSC_G4_IO3, EVENTOUT	
45	В8	33	A1	PA12	I/O	FT	-	USART1_RTS, TIM1_ETR, COMP2_OUT, TSC_G4_IO4, EVENTOUT	-
46	A8	34	B1	PA13 (SWDIO)	I/O	FT	(6)	IR_OUT, SWDIO	-
47	D6	35	-	PF6	I/O	FT	-	I2C2_SCL	-
48	E6	36	-	PF7	I/O	FT	-	I2C2_SDA	-
49	A7	37	B2	PA14 (SWCLK)	I/O	FT	(6)	USART2_TX, SWCLK	-
50	A6	38	A2	PA15	I/O	FT	-	SPI1_NSS, I2S1_WS, USART2_RX, TIM2_CH1_ETR, EVENTOUT	-
51	В7	-	-	PC10	I/O	FT	-	-	-
52	В6	-	-	PC11	I/O	FT	-	-	-
53	C5	-	-	PC12	I/O	FT	-	-	-
54	B5	-	-	PD2	I/O	FT	-	TIM3_ETR	-
55	A5	39	В3	PB3	I/O	FT	1	SPI1_SCK, I2S1_CK, TIM2_CH2, TSC_G5_IO1, EVENTOUT	-



Table 12. Pin definitions (continued)

Pin	num	ber				Ð		Pin functions	
LQFP64	UFBGA64	UFQFPN48	WLCSP36	Pin name (function upon reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
56	A4	40	А3	PB4	I/O	FT	-	SPI1_MISO, I2S1_MCK, TIM3_CH1, TSC_G5_IO2, EVENTOUT	-
57	C4	41	E6	PB5	I/O	FT	-	SPI1_MOSI, I2S1_SD, I2C1_SMBA, TIM16_BKIN, TIM3_CH2	-
58	D3	42	C4	PB6	I/O	FTf	-	I2C1_SCL, USART1_TX, TIM16_CH1N, TSC_G5_IO3	-
59	СЗ	43	A4	PB7	I/O	FTf	-	I2C1_SDA, USART1_RX, TIM17_CH1N, TSC_G5_IO4	-
60	В4	44	B4	BOOT0	I	В	-	Boot memory s	election
61	В3	45	1	PB8	I/O	FTf	(5)	I2C1_SCL, CEC, TIM16_CH1, TSC_SYNC	-
62	А3	46	1	PB9	I/O	FTf	(5)	I2C1_SDA, IR_OUT, TIM17_CH1, EVENTOUT	-
63	D5	47	D6	VSS	S	-	-	Ground	
64	E5	48	A5	VDD	S	-	-	Digital power	supply

PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:

- The speed should not exceed 2 MHz with a maximum load of 30 pF.

- 4. This pin is powered by V_{DDA}
- On the WLCSP36 package, PB8, PB9, PB10, PB11, PB12, PB13, PB14 and PB15 must be set to defined levels by software, as their corresponding pads on the silicon die are left unconnected. Apply the same recommendations as for unconnected pins.
- After reset, these pins are configured as SWDIO and SWCLK alternate functions, and the internal pull-up on the SWDIO pin and the internal pull-down on the SWCLK pin are activated.

DocID023402 Rev 4 32/104

⁻ These GPIOs must not be used as current sources (e.g. to drive an LED).

^{2.} After the first RTC domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers which are not reset by the main reset. For details on how to manage these GPIOs, refer to the RTC domain and RTC register descriptions in the reference manual.

Distinct VSSA pin is not available on WLCSP36 package. The pin number corresponds to the VSS pin to which VSSA pad of the silicon die is connected.



Table 13. Alternate functions selected through GPIOA_AFR registers for p

Pin name	AF0	AF1	AF2	AF3	AF4	AF:
PA0	-	USART2_CTS	TIM2_CH1_ETR	TSC_G1_IO1		-
PA1	EVENTOUT	USART2_RTS	TIM2_CH2	TSC_G1_IO2		
PA2	TIM15_CH1	USART2_TX	TIM2_CH3	TSC_G1_IO3	-	-
PA3	TIM15_CH2	USART2_RX	TIM2_CH4	TSC_G1_IO4	-	-
PA4	SPI1_NSS, I2S1_WS	USART2_CK	-	TSC_G2_IO1	TIM14_CH1	-
PA5	SPI1_SCK, I2S1_CK	CEC	TIM2_CH1_ETR	TSC_G2_IO2	1	-
PA6	SPI1_MISO, I2S1_MCK	TIM3_CH1	TIM1_BKIN	TSC_G2_IO3		TIM16_
PA7	SPI1_MOSI, I2S1_SD	TIM3_CH2	TIM1_CH1N	TSC_G2_IO4	TIM14_CH1	TIM17_
PA8	MCO	USART1_CK	TIM1_CH1	EVENTOUT		-
PA9	TIM15_BKIN	USART1_TX	TIM1_CH2	TSC_G4_IO1	-	-
PA10	TIM17_BKIN	USART1_RX	TIM1_CH3	TSC_G4_IO2	1	-
PA11	EVENTOUT	USART1_CTS	TIM1_CH4	TSC_G4_IO3	1	-
PA12	EVENTOUT	USART1_RTS	TIM1_ETR	TSC_G4_IO4	-	-
PA13	SWDIO	IR_OUT		-	1	-
PA14	SWCLK	USART2_TX	-	-	-	-
PA15	SPI1_NSS, I2S1_WS	USART2_RX	TIM2_CH1_ETR	EVENTOUT		-

Table 14. Alternate functions selected through GPIOB_AFR registers for p

Pin name	AF0	AF1	AF2
PB0	EVENTOUT	TIM3_CH3	TIM1_CH2N
PB1	TIM14_CH1	TIM3_CH4	TIM1_CH3N
PB3	SPI1_SCK, I2S1_CK	EVENTOUT	TIM2_CH2
PB4	SPI1_MISO, I2S1_MCK	TIM3_CH1	EVENTOUT
PB5	SPI1_MOSI, I2S1_SD	TIM3_CH2	TIM16_BKIN
PB6	USART1_TX	I2C1_SCL	TIM16_CH1N
PB7	USART1_RX	I2C1_SDA	TIM17_CH1N
PB8	CEC	I2C1_SCL	TIM16_CH1
PB9	IR_OUT	I2C1_SDA	TIM17_CH1
PB10	CEC	I2C2_SCL	TIM2_CH3
PB11	EVENTOUT	I2C2_SDA	TIM2_CH4
PB12	SPI2_NSS	EVENTOUT	TIM1_BKIN
PB13	SPI2_SCK		TIM1_CH1N
PB14	SPI2_MISO	TIM15_CH1	TIM1_CH2N
PB15	SPI2_MOSI	TIM15_CH2	TIM1_CH3N



5 Memory mapping




Figure 7. STM32F058x8 memory map

Table 15. STM32F058C8/R8/T8 peripheral register boundary addresses

Bus	Boundary address	Size	Peripheral
	0x4800 1800 - 0x5FFF FFFF	~384 MB	Reserved
AHB2	0x4800 1400 - 0x4800 17FF	1 KB	GPIOF
	0x4800 1000 - 0x4800 13FF	1 KB	Reserved
	0x4800 0C00 - 0x4800 0FFF	1 KB	GPIOD
	0x4800 0800 - 0x4800 0BFF	1 KB	GPIOC
	0x4800 0400 - 0x4800 07FF	1 KB	GPIOB
	0x4800 0000 - 0x4800 03FF	1 KB	GPIOA
	0x4002 4400 - 0x47FF FFFF	~128 MB	Reserved
AHB1	0x4002 4000 - 0x4002 43FF	1 KB	TSC
	0x4002 3400 - 0x4002 3FFF	3 KB	Reserved
	0x4002 3000 - 0x4002 33FF	1 KB	CRC
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved
	0x4002 2000 - 0x4002 23FF	1 KB	Flash memory interface
	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved
	0x4002 1000 - 0x4002 13FF	1 KB	RCC
	0x4002 0400 - 0x4002 0FFF	3 KB	Reserved
	0x4002 0000 - 0x4002 03FF	1 KB	DMA
	0x4001 8000 - 0x4001 FFFF	32 KB	Reserved
	0x4001 5C00 - 0x4001 7FFF	9 KB	Reserved
	0x4001 5800 - 0x4001 5BFF	1 KB	DBGMCU
	0x4001 4C00 - 0x4001 57FF	3 KB	Reserved
	0x4001 4800 - 0x4001 4BFF	1 KB	TIM17
	0x4001 4400 - 0x4001 47FF	1 KB	TIM16
АРВ	0x4001 4000 - 0x4001 43FF	1 KB	TIM15
	0x4001 3C00 - 0x4001 3FFF	1 KB	Reserved
	0x4001 3800 - 0x4001 3BFF	1 KB	USART1
	0x4001 3400 - 0x4001 37FF	1 KB	Reserved
	0x4001 3000 - 0x4001 33FF	1 KB	SPI1/I2S1
	0x4001 2C00 - 0x4001 2FFF	1 KB	TIM1
	0x4001 2800 - 0x4001 2BFF	1 KB	Reserved
	0x4001 2400 - 0x4001 27FF	1 KB	ADC
	0x4001 0800 - 0x4001 23FF	7 KB	Reserved
	0x4001 0400 - 0x4001 07FF	1 KB	EXTI
	0x4001 0000 - 0x4001 03FF	1 KB	SYSCFG + COMP
	0x4000 8000 - 0x4000 FFFF	32 KB	Reserved

Table 15. STM32F058C8/R8/T8 peripheral register boundary addresses (continued)

Bus	Boundary address	Size	Peripheral
	0x4000 7C00 - 0x4000 7FFF	1 KB	Reserved
	0x4000 7800 - 0x4000 7BFF	1 KB	CEC
	0x4000 7400 - 0x4000 77FF	1 KB	DAC
	0x4000 7000 - 0x4000 73FF	1 KB	PWR
	0x4000 5C00 - 0x4000 6FFF	5 KB	Reserved
	0x4000 5800 - 0x4000 5BFF	1 KB	I2C2
	0x4000 5400 - 0x4000 57FF	1 KB	I2C1
	0x4000 4800 - 0x4000 53FF	3 KB	Reserved
	0x4000 4400 - 0x4000 47FF	1 KB	USART2
	0x4000 3C00 - 0x4000 43FF	2 KB	Reserved
APB	0x4000 3800 - 0x4000 3BFF	1 KB	SPI2
AFB	0x4000 3400 - 0x4000 37FF	1 KB	Reserved
	0x4000 3000 - 0x4000 33FF	1 KB	IWDG
	0x4000 2C00 - 0x4000 2FFF	1 KB	WWDG
	0x4000 2800 - 0x4000 2BFF	1 KB	RTC
	0x4000 2400 - 0x4000 27FF	1 KB	Reserved
	0x4000 2000 - 0x4000 23FF	1 KB	TIM14
	0x4000 1400 - 0x4000 1FFF	3 KB	Reserved
	0x4000 1000 - 0x4000 13FF	1 KB	TIM6
	0x4000 0800 - 0x4000 0FFF	2 KB	Reserved
	0x4000 0400 - 0x4000 07FF	1 KB	TIM3
	0x4000 0000 - 0x4000 03FF	1 KB	TIM2

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 1.8 V and V_{DDA} = 3.3 V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 8*.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 9*.



577

6.1.6 Power supply scheme





Figure 10. Power supply scheme

Caution:

Each power supply pair (V_{DD}/V_{SS} , V_{DDA}/V_{SSA} etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

6.1.7 Current consumption measurement

Figure 11. Current consumption measurement scheme



6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 16: Voltage characteristics*, *Table 17: Current characteristics* and *Table 18: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 16. Voltage characteristics⁽¹⁾

Symbol	Ratings	Min	Max	Unit
V _{DD} -V _{SS}	External main supply voltage	-0.3	1.95	V
V _{DDA} -V _{SS}	External analog supply voltage	- 0.3	4.0	V
V _{DD} –V _{DDA}	Allowed voltage difference for V _{DD} > V _{DDA}	-	0.4	V
V _{BAT} -V _{SS}	External backup supply voltage	- 0.3	4.0	V
	Input voltage on FT and FTf pins	V _{SS} -0.3	V _{DDIOx} + 4.0 ⁽³⁾	V
	Input voltage on POR pins	V _{SS} -0.3	4.0	V
V _{IN} ⁽²⁾	Input voltage on TTa pins	V _{SS} -0.3	4.0	V
	BOOT0	0	9.0	V
	Input voltage on any other pin	V _{SS} -0.3	4.0	V
ΔV _{DDx}	Variations between different V _{DD} power pins	-	50	mV
V _{SSx} - V _{SS}	Variations between all the different ground pins	-	50	mV
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Section 6.3 sensitivity chara	-	

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

^{2.} V_{IN} maximum must always be respected. Refer to *Table 17: Current characteristics* for the maximum allowed injected current values.

^{3.} Valid only if the internal pull-up/pull-down resistors are disabled. If internal pull-up or pull-down resistor is enabled, the maximum limit is 4 V.

Table 17. Current characteristics

Symbol	Ratings	Max.	Unit
ΣI_{VDD}	Total current into sum of all VDD power lines (source) ⁽¹⁾	120	
Σl _{VSS}	Total current out of sum of all VSS ground lines (sink) ⁽¹⁾	-120	1
I _{VDD(PIN)}	Maximum current into each VDD power pin (source) ⁽¹⁾	100	
I _{VSS(PIN)}	Maximum current out of each VSS ground pin (sink) ⁽¹⁾	-100	1
1	Output current sunk by any I/O and control pin	25	1
I _{IO(PIN)}	Output current source by any I/O and control pin	-25	1
71	Total output current sunk by sum of all I/Os and control pins ⁽²⁾	80	1
$\Sigma I_{IO(PIN)}$	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	-80	mA
	Injected current on POR, B, FT and FTf pins	-5/+0 ⁽⁴⁾	1
$I_{\rm INJ(PIN)}^{(3)}$	Injected current on TC and RST pin	± 5	1
	Injected current on TTa pins ⁽⁵⁾	± 5	
ΣΙ _{ΙΝJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽⁶⁾	± 25	

- All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the permitted range.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.
- A positive injection is induced by $V_{IN} > V_{DDIOx}$ while a negative injection is induced by $V_{IN} < V_{SS}$. $I_{INJ(PIN)}$ must never be exceeded. Refer to *Table 16: Voltage characteristics* for the maximum allowed input voltage values.
- Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- On these I/Os, a positive injection is induced by $V_{IN} > V_{DDA}$. Negative injection disturbs the analog performance of the device. See note $^{(2)}$ below *Table 52: ADC accuracy*.
- When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 18. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	150	°C

DocID023402 Rev 4 42/104



6.3 Operating conditions

6.3.1 General operating conditions

Table 19. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency	-	0	48	MHz
f _{PCLK}	Internal APB clock frequency	-	0	48	IVIIIZ
V_{DD}	Standard operating voltage	-	1.65	1.95	V
V	Analog operating voltage (ADC and DAC not used)	Must have a potential equal	V _{DD}	3.6	V
V _{DDA}	Analog operating voltage (ADC and DAC used)	to or higher than V _{DD}	2.4	3.6	V
V_{BAT}	Backup operating voltage	-	1.65	3.6	V
		TC and RST I/O	-0.3	V _{DDIOx} +0.3	
V	I/O import valtage	TTa and POR I/O	-0.3	V _{DDA} +0.3 ⁽¹⁾	V
V _{IN}	I/O input voltage	FT and FTf I/O	nd FTf I/O -0.3 5.2 ⁽¹⁾		
		BOOT0	0	5.2	
		LQFP64	-	444	
Б	Power dissipation at T _A = 85 °C	UFBGA64	-	308	>
P_{D}	for suffix 6 or $T_A = 105$ °C for suffix $7^{(2)}$	UFQFPN48	-	625	mW
		WLCSP36	-	333	
	Ambient temperature for the	Maximum power dissipation	-40	85	°0
Τ.	suffix 6 version	Low power dissipation ⁽³⁾	-40	105	°C
TA	Ambient temperature for the	Maximum power dissipation	-40	105	°0
	suffix 7 version	Low power dissipation ⁽³⁾	-40	125	°C
т.	lunction towns and up not	Suffix 6 version	-40	105	°C
TJ	Junction temperature range	Suffix 7 version	-40	125	

^{1.} For operation with a voltage higher than V_{DDIOx} + 0.3 V, the internal pull-up resistor must be disabled.

6.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 20* are derived from tests performed under the ambient temperature condition summarized in *Table 19*.

^{2.} If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax} . See Section 7.5: Thermal characteristics.

^{3.} In low power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see Section 7.5:

Symbol	Parameter Conditions		Min	Max	Unit
+	V _{DD} rise time rate		0	8	
t_{VDD}	V _{DD} fall time rate	-	20	8	υοΛ/
	V _{DDA} rise time rate		0	8	μs/V
t _{VDDA}	V _{DDA} fall time rate	-	20	8	

Table 20. Operating conditions at power-up / power-down

6.3.3 Embedded reference voltage

The parameters given in *Table 21* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 19: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT}	Internal reference voltage	-40 °C < T _A < +105 °C	1.2	1.23	1.25	V
t _{START}	ADC_IN17 buffer startup time	-	-	-	10 ⁽¹⁾	μs
t _{S_vrefint}	ADC sampling time when reading the internal reference voltage	-	4 ⁽¹⁾	-	-	μs
ΔV_{REFINT}	Internal reference voltage spread over the temperature range	V _{DDA} = 3 V	ı	ı	10 ⁽¹⁾	mV
T _{Coeff}	Temperature coefficient	-	- 100 ⁽¹⁾	-	100 ⁽¹⁾	ppm/°C
T _{VREFINT_RDY}	Internal reference voltage temporization	-	1.5	2.5	4.5	ms

Table 21. Embedded internal reference voltage

6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 11: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.



^{1.} Guaranteed by design, not tested in production.

Guaranteed by design, not tested in production. This parameter is the latency between the time when pin NPOR is set to 1 by the application and the time when the VREFINTRDYF status bit is set to 1 by the hardware.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f_{HCLK} frequency:
 - 0 wait state and Prefetch OFF from 0 to 24 MHz
 - 1 wait state and Prefetch ON above 24 MHz
- When the peripherals are enabled f_{PCLK} = f_{HCLK}

The parameters given in *Table 22* to *Table 28* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 19: General operating conditions*.

Table 22. Typical and maximum current consumption from V_{DD} at 1.8 V_{DD}

				All	periph	erals en	abled	All	periphe	erals dis	abled	
Symbol	Parameter	Conditions	f _{HCLK}	_K _ Max @ T _A ⁽¹⁾ _		T	M	lax @ T	A ⁽¹⁾	Unit		
				Тур	25 °C	85 °C	105 °C	Тур	25 °C	85 °C	105 °C	•
		HSE	48 MHz	20.7	22.3	22.8	23.2	11.8	12.8	13.2	13.5	
		bypass,	32 MHz	14.0	14.9	15.3	15.7	7.6	8.8	9.1	9.5	
	Cupply	PLL on	24 MHz	11.0	11.5	11.9	12.3	7.2	7.4	7.6	7.8	
	Supply current in	HSE	8 MHz	3.8	4.2	4.3	4.4	2.7	2.5	2.6	2.7	
	Run mode, code	bypass, PLL off	1 MHz	0.7	0.8	0.9	1.0	0.5	0.7	0.8	0.8	
	executing from Flash		48 MHz	20.8	22.4	22.9	23.3	11.8	12.8	13.3	13.6	
	memory	I I IOI CIUCK.	32 MHz	14.2	15.1	15.5	15.9	7.6	8.9	9.2	9.6	
			24 MHz	11.2	11.7	12.1	12.4	7.1	7.5	7.7	7.9	
		HSI clock, PLL off	8 MHz	4.0	4.4	4.5	4.6	2.4	2.5	2.6	2.7	m 1
I _{DD}		HSE	48 MHz	19.9	21.4	21.9	22.3	11.2	12.0	12.4	12.7	mA
		bypass,	32 MHz	13.5	14.3	14.6	15.0	7.5	8.0	8.4	8.7	
		PLL on	24 MHz	10.4	10.9	11.2	11.6	6.3	6.6	6.9	7.1	
	Supply current in	HSE	8 MHz	3.4	3.7	3.8	4.0	1.8	2.1	2.1	2.2	
	current in bypass, PLL off code executing from RAM HSI clock, PLL on		1 MHz	0.4	0.6	0.6	0.7	0.2	0.3	0.4	0.4	
			48 MHz	20.0	21.6	22.1	22.4	11.3	12.0	12.5	12.8	
			32 MHz	13.6	14.4	14.8	15.1	7.7	8.2	8.5	8.9	-
			24 MHz	10.6	11.1	11.4	11.8	6.4	6.7	7.0	7.2	
		HSI clock, PLL off	8 MHz	3.5	3.9	4.0	4.2	1.9	2.2	2.2	2.3	



Table 22. Typical and maximum current consumption from V_{DD} at 1.8 V (continued)

				All	periph	erals en	abled	All peripherals disabled				
Symbol F	Parameter	Conditions	f _{HCLK}	Tun	M	lax @ T	A ⁽¹⁾	Тур	N	lax @ T	A ⁽¹⁾	Unit
				Тур	25 °C	85 °C	105 °C	тур	25 °C	85 °C	105 °C	
		HSE	48 MHz	12.5	13.7	14.4	14.9	2.7	2.9	3.0	3.2	
		bypass, PLL on HSE	32 MHz	8.8	9.3	9.7	10.1	1.8	2.0	2.2	2.3	
			24 MHz	6.8	7.3	7.7	8.1	1.5	1.5	1.6	1.7	
	Supply		8 MHz	2.2	2.6	2.8	3.0	0.5	0.6	0.6	0.6	
I _{DD}	current in Sleep	bypass, PLL off	1 MHz	0.3	0.4	0.4	0.5	0.1	0.2	0.2	0.2	mA
	mode		48 MHz	12.6	13.8	14.5	15.1	2.8	2.9	3.1	3.3	
		HSI clock, PLL on	32 MHz	8.8	9.5	9.8	10.2	1.9	2.1	2.2	2.4	
			24 MHz	6.9	7.4	7.8	8.1	1.5	1.6	1.7	1.8	
		HSI clock, PLL off	8 MHz	2.3	2.7	2.9	3.1	0.5	0.6	0.7	0.8	

^{1.} Data based on characterization results, not tested in production unless otherwise specified.

Table 23. Typical and maximum current consumption from the V_{DDA} supply

					VDDA	= 2.4 V			VDDA	\ = 3.6 V							
Symbol Parame	Parameter	Conditions (1)	f _{HCLK}	Tim	M	ax @ TA	(2)	Tun	M	ax @ TA	(2)	Unit					
				Тур	25 °C	85 °C	105 °C	Тур	25 °C	85 °C	105 °C						
			48 MHz	148	169	179	183	162	183	195	198						
Supply	External	32 MHz	103	121	126	128	111	129	135	138							
	current in Run or	clock (HSE bypass)	24 MHz	81	96	100	103	87	102	106	108						
	Sleep		bypass)	bypass)	bypass)	bypass)	bypass)	8 MHz	1.0	3.0	3.0	3.0	2.0	3.0	3.0	4.0	
I _{DDA}	mode, code		1 MHz	1.0	2.0	2.0	2.0	2.0	2.0	3.0	3.0	μA					
	executing		48 MHz	218	240	251	255	242	263	275	278						
	from Flash memory or	1 . 1 1	32 MHz	172	191	199	202	191	209	215	218						
RAM	clock (HSI)	24 MHz	150	168	173	175	166	183	190	192							
		8 MHz	70	80	82	83	82	91	94	95							

Current consumption from the VDDA supply is independent of whether the digital peripherals are enabled or disabled, being
in Run or Sleep mode or executing from Flash memory or RAM. Furthermore, when the PLL is off, IDDA is independent from
the frequency.

^{2.} Data based on characterization results, not tested in production unless otherwise specified.

Typ. @ $V_{DD} = 1.8 \text{ V}$ Max = 2.0 V= 3.6 V ပွ = 2.7 3.0 3.3 2.4 **Parameter Conditions** Unit Symbol = 105 T_A = 25° T_A = 85 VDDA V_{DDA} VDDA VDDA VDDA 0.5 Supply 2.3 15 36 I_{DD} current in All oscillators OFF μΑ 8.0 8.0 8.0 0.9 0.9 1.0 1.1 1.6 3.6 3.4 I_{DDA} Stop mode

Table 24. Typical and maximum consumption in Stop mode

Table 25. Typical and maximum current consumption from the V_{BAT} supply

			Typ @ V _{BAT}									
Symbol	Parameter	Conditions	1.65 V	1.8 V	2.4 V	2.7 V	3.3 V	3.6 V	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit
	RTC domain	LSE & RTC ON; "Xtal mode": lower driving capability; LSEDRV[1:0] = '00'	0.5	0.5	0.6	0.7	0.8	0.9	1.0	1.3	1.7	
IDD_VBAT	supply current	LSE & RTC ON; "Xtal mode" higher driving capability; LSEDRV[1:0] = '11'	0.8	0.8	0.9	1.0	1.1	1.2	1.3	1.6	2.1	μА

^{1.} Data based on characterization results, not tested in production.

Typical current consumption

The MCU is placed under the following conditions:

- V_{DD} = V_{DDA} = 1.8 V
- All I/O pins are in analog input configuration
- The Flash memory access time is adjusted to f_{HCLK} frequency:
 - 0 wait state and Prefetch OFF from 0 to 24 MHz
 - 1 wait state and Prefetch ON above 24 MHz
- When the peripherals are enabled, f_{PCLK} = f_{HCLK}
- PLL is used for frequencies greater than 8 MHz
- AHB prescaler of 2, 4, 8 and 16 is used for the frequencies 4 MHz, 2 MHz, 1 MHz and 500 kHz respectively

Table 26. Typical current consumption, code executing from Flash memory, running from HSE 8 MHz crystal

Symbol	Parameter	£		sumption in mode		sumption in mode	Unit
Symbol	raiametei	f _{HCLK}	Peripherals enabled	Peripherals disabled	Peripherals enabled	Peripherals disabled	Offic
		48 MHz	21.2	12.6	12.9	2.8	
		36 MHz	16.3	9.7	9.8	2.2	
		32 MHz	14.6	8.7	8.8	2.0	
	Current	24 MHz	11.3	6.8	6.8	1.6	
	consumption	16 MHz	7.8	4.7	4.7	1.2	mA
I _{DD}	from V _{DD} supply	8 MHz	4.1	2.6	2.4	0.7	ША
	Supply	4 MHz	2.5	1.6	1.6	0.6	
		2 MHz	1.5	1.1	1.1	0.5	
		1 MHz	1.0	0.8	0.8	0.5	
		500 kHz	0.8	0.7	0.7	0.5	
		48 MHz		13	32		
		36 MHz		10	02		
		32 MHz		9	2		
	Current	24 MHz		7	3		
l	consumption	16 MHz		5	3		μA
I _{DDA}	from V _{DDA}	8 MHz			1		μΛ
	supply	4 MHz		•	1		
		2 MHz			1		
		1 MHz			1		
		500 kHz			1		

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 45: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt



trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 28: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where

 $I_{\mbox{\scriptsize SW}}$ is the current sunk by a switching I/O to charge/discharge the capacitive load

 V_{DDIOx} is the I/O supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT} + C_{S}$

C_S is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



Table 27. Switching output I/O current consumption

Symbol	Parameter	Conditions ⁽¹⁾	I/O toggling frequency (f _{SW})	Тур	Unit			
			2 MHz	0.09				
			4 MHz	0.17				
		$V_{DDIOx} = 1.8 \text{ V}$	8 MHz	0.34				
		$C_{EXT} = 0 \text{ pF}$ $C = C_{INT} + C_{EXT} + C_{S}$	18 MHz	0.79				
		INT EXT 3	36 MHz	1.50				
			48 MHz	2.06				
			2 MHz	0.13				
			4 MHz	0.26				
		V _{DDIOX} = 1.8 V C _{EXT} = 10 pF C = C _{INT} + C _{EXT} + C _S	8 MHz	0.50				
			18 MHz	1.18				
			36 MHz	2.27				
			48 MHz	3.03				
	I/O current	V _{DDIOx} = 1.8 V	2 MHz	0.18	mA			
I _{SW}	consumption		V _{DDIOx} = 1.8 V	V _{DDIOx} = 1.8 V	V _{DDIOx} = 1.8 V	V _{DDIOx} = 1.8 V	4 MHz	0.36
		C _{EXT} = 22 pF	8 MHz	0.69				
		$C = C_{INT} + C_{EXT} + C_{S}$	18 MHz	1.60				
			36 MHz	3.27				
			2 MHz	0.23				
		V _{DDIOx} = 1.8 V	4 MHz	0.45				
		C _{EXT} = 33 pF	8 MHz	0.87				
		$C = C_{INT} + C_{EXT} + C_{S}$	18 MHz	2.0				
			36 MHz	3.7				
			2 MHz	0.29				
		$V_{DDIOx} = 1.8 \text{ V}$	4 MHz	0.55				
		$C_{EXT} = 47 \text{ pF}$ $C = C_{INT} + C_{EXT} + C_{S}$	8 MHz	1.09				
		IIII EXT	18 MHz	2.43				

^{1.} $C_S = 5 pF$ (estimated value).



On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 28*. The MCU is placed under the following conditions:

- All I/O pins are in analog mode
- All peripherals are disabled unless otherwise mentioned
- The given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
- Ambient operating temperature and supply voltage conditions summarized in Table 16: Voltage characteristics

Table 28. Peripheral current consumption

	Peripheral	Typical consumption at 25 °C	Unit
	BusMatrix ⁽¹⁾	5	
	DMA1	7	
	SRAM	1	
	Flash memory interface	14	
	CRC	2	
AHB	GPIOA	9	∧ /№4Ы→
АПБ	GPIOB	12	μA/MHz
	GPIOC	2	
	GPIOD	1	
	GPIOF	1	
	TSC	6	
	All AHB peripherals	55	



Table 28. Peripheral current consumption (continued)

	Peripheral Peripheral	Typical consumption at 25 °C	Unit
	APB-Bridge ⁽²⁾	3	
	SYSCFG	3	
	ADC ⁽³⁾	5	
	TIM1	17	
	SPI1	10	
	USART1	19	
	TIM15	11	
	TIM16	8	
	TIM17	8	
	DBG (MCU Debug Support)	0.5	
	TIM2	17	
APB	TIM3	13	μ A /MHz
	TIM6	3	
	TIM14	6	
	WWDG	1	
	SPI2	7	
	USART2	7	
	I2C1	4	
	I2C2	5	
	DAC	2	
	PWR	1	
	CEC	2	
	All APB peripherals	149	

^{1.} The BusMatrix automatically is active when at least one master is ON (CPU or DMA1)



 $^{2. \}quad \text{The APBx Bridge is automatically active when at least one peripheral is ON on the same Bus. } \\$

^{3.} The power consumption of the analog part (I_{DDA}) of peripherals such as ADC is not included. Refer to the tables of characteristics in the subsequent sections.

6.3.5 Wakeup time from low-power mode

The wakeup times given in *Table 29* are the latency between the event and the execution of the first user instruction. The device goes in low-power mode after the WFE (Wait For Event) instruction, in the case of a WFI (Wait For Interruption) instruction, 16 CPU cycles must be added to the following timings due to the interrupt latency in the Cortex M0 architecture.

The SYSCLK clock source setting is kept unchanged after wakeup from Sleep mode. During wakeup from Stop mode, SYSCLK takes the default setting: HSI 8 MHz.

The wakeup source from Sleep and Stop mode is an EXTI line configured in event mode.

All timings are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 19: General operating conditions*.

	·	J			
Symbol	Parameter		V _{DDA}	Max	Unit
	ratameter		= 3.3 V	IVIAX	Onit
t _{WUSTOP}	Wakeup from Stop mode	3.5	2.8	5.3	μs
t _{WUSLEEP}	Wakeup from Sleep mode	4 SYSCI	K cycles	-	μs

Table 29. Low-power mode wakeup timings

6.3.6 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in Section 6.3.13. However, the recommended clock input waveform is shown in Figure 12: High-speed external clock source AC timing diagram.

Symbol	Parameter ⁽¹⁾	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency	-	8	32	MHz
V_{HSEH}	OSC_IN input pin high level voltage	0.7 V _{DDIOx}	-	V_{DDIOx}	V
V _{HSEL}	OSC_IN input pin low level voltage	V_{SS}	-	0.3 V _{DDIOx}	V
t _{w(HSEH)}	OSC_IN high or low time	15	1	-	ns
$\begin{matrix} t_{r(\text{HSE})} \\ t_{f(\text{HSE})} \end{matrix}$	OSC_IN rise or fall time	-	-	20	113

Table 30. High-speed external user clock characteristics



^{1.} Guaranteed by design, not tested in production.




Figure 12. High-speed external clock source AC timing diagram

Low-speed external user clock generated from an external source


In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in Section 6.3.13. However, the recommended clock input waveform is shown in Figure 13.

	•				
Symbol	Parameter ⁽¹⁾	Min	Тур	Max	Unit
f _{LSE_ext}	User external clock source frequency	-	32.768	1000	kHz
V_{LSEH}	OSC32_IN input pin high level voltage	0.7 V _{DDIOx}	-	V_{DDIOx}	V
V_{LSEL}	OSC32_IN input pin low level voltage	V _{SS}	-	0.3 V _{DDIOx}	٧
$\begin{matrix} t_{w(\text{LSEH})} \\ t_{w(\text{LSEL})} \end{matrix}$	OSC32_IN high or low time	450	1	-	ns
t _{r(LSE)} t _{f(LSE)}	OSC32_IN rise or fall time	-	-	50	113

Table 31. Low-speed external user clock characteristics

^{1.} Guaranteed by design, not tested in production.



High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 32 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 32*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions ⁽¹⁾	Min ⁽²⁾	Тур	Max ⁽²⁾	Unit
f _{OSC_IN}	Oscillator frequency	-	4	8	32	MHz
R_{F}	Feedback resistor	-	-	200	-	kΩ
		During startup ⁽³⁾	-	-	8.5	
		V_{DD} = 1.8 V, Rm = 30 Ω , CL = 10 pF@8 MHz	-	0.4	-	
	HSE current consumption	V_{DD} = 1.8 V, Rm = 45 Ω , CL = 10 pF@8 MHz	-	0.5	-	
I _{DD}		V_{DD} = 1.8 V, Rm = 30 Ω , CL = 5 pF@32 MHz	-	0.8	-	mA
		V_{DD} = 1.8 V, Rm = 30 Ω , CL = 10 pF@32 MHz	-	1	-	
		V _{DD} = 1.8 V, Rm = 30 Ω, CL = 20 pF@32 MHz	-	1.5	-	
9 _m	Oscillator transconductance	Startup	10	-	-	mA/V
t _{SU(HSE)} ⁽⁴⁾	Startup time	V _{DD} is stabilized	-	2	-	ms

Table 32. HSE oscillator characteristics

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Guaranteed by design, not tested in production.
- 3. This consumption level occurs during the first 2/3 of the $t_{\mbox{\scriptsize SU(HSE)}}$ startup time
- 4. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (Typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 14*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.






Figure 14. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 33*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions ⁽¹⁾		Тур	Max ⁽²⁾	Unit
		low drive capability	-	0.5	0.9	
	LSE current consumption	medium-low drive capability	-	-	1	
I _{DD}	LOE current consumption	medium-high drive capability	-	-	1.3	μA
		high drive capability	-	-	1.6	
		low drive capability	5	-	-	
	Oscillator transconductance	medium-low drive capability	8	-	-	
9 _m		medium-high drive capability	15	-	-	μA/V
		high drive capability	25	-	-	
t _{SU(LSE)} ⁽³⁾	Startup time	V _{DDIOx} is stabilized	-	2	-	s

Table 33. LSE oscillator characteristics ($f_{LSE} = 32.768 \text{ kHz}$)

- Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".
- 2. Guaranteed by design, not tested in production.
- t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer



Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 15. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

6.3.7 Internal clock source characteristics

The parameters given in *Table 34* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 19: General operating conditions*. The provided curves are characterization results, not tested in production.


High-speed internal (HSI) RC oscillator

Table 34. HSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency	-	-	8	-	MHz
TRIM	HSI user trimming step	-	-	-	1 ⁽²⁾	%
DuCy _(HSI)	Duty cycle	-	45 ⁽²⁾	-	55 ⁽²⁾	%
		$T_A = -40 \text{ to } 105^{\circ}\text{C}$	-2.8 ⁽³⁾	-	3.8 ⁽³⁾	
	Accuracy of the HSI oscillator	T _A = -10 to 85°C	-1.9 ⁽³⁾	-	2.3 ⁽³⁾	
ACC		T _A = 0 to 85°C	-1.9 ⁽³⁾	-	2 ⁽³⁾	%
ACC _{HSI}		T _A = 0 to 70°C	-1.3 ⁽³⁾	-	2 ⁽³⁾	70
		T _A = 0 to 55°C	-1 ⁽³⁾	-	2 ⁽³⁾	
		$T_A = 25^{\circ}C^{(4)}$	-1	-	1	
t _{su(HSI)}	HSI oscillator startup time	-	1 ⁽²⁾	-	2 ⁽²⁾	μs
I _{DDA(HSI)}	HSI oscillator power consumption	-	-	80	100 ⁽²⁾	μΑ

- 1. V_{DDA} = 3.3 V, T_A = -40 to 105°C unless otherwise specified.
- 2. Guaranteed by design, not tested in production.
- 3. Data based on characterization results, not tested in production.
- 4. Factory calibrated, parts not soldered.

Figure 16. HSI oscillator accuracy characterization results for soldered parts




High-speed internal 14 MHz (HSI14) RC oscillator (dedicated to ADC)

Table 35. HSI14 oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI14}	Frequency	-	-	14	-	MHz
TRIM	HSI14 user-trimming step	-	-	-	1 ⁽²⁾	%
DuCy _(HSI14)	Duty cycle	-	45 ⁽²⁾	-	55 ⁽²⁾	%
	Accuracy of the HSI14	$T_A = -40 \text{ to } 105 ^{\circ}\text{C}$	-4.2 ⁽³⁾	-	5.1 ⁽³⁾	%
ACC		$T_A = -10 \text{ to } 85 ^{\circ}\text{C}$	$-3.2^{(3)}$	-	3.1 ⁽³⁾	%
ACC _{HSI14}	oscillator (factory calibrated)	T _A = 0 to 70 °C	-2.5 ⁽³⁾	-	2.3 ⁽³⁾	%
		T _A = 25 °C	-1	-	1	%
t _{su(HSI14)}	HSI14 oscillator startup time	-	1 ⁽²⁾	-	2 ⁽²⁾	μs
I _{DDA(HSI14)}	HSI14 oscillator power consumption	-	-	100	150 ⁽²⁾	μΑ

- 1. V_{DDA} = 3.3 V, T_{A} = -40 to 105 °C unless otherwise specified.
- 2. Guaranteed by design, not tested in production.
- 3. Data based on characterization results, not tested in production.

Figure 17. HSI14 oscillator accuracy characterization results



Low-speed internal (LSI) RC oscillator

Table 36. LSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI}	Frequency	30	40	50	kHz
t _{su(LSI)} ⁽²⁾		-	-	85	μs
I _{DDA(LSI)} ⁽²⁾	LSI oscillator power consumption	-	0.75	1.2	μΑ

^{1.} V_{DDA} = 3.3 V, T_{A} = -40 to 105 °C unless otherwise specified.

6.3.8 PLL characteristics

The parameters given in *Table 37* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 19: General operating conditions*.

Table 37. PLL characteristics

Cumbal	Parameter		Unit		
Symbol	Faranteter	Min	Тур	Max	Offic
f	PLL input clock ⁽¹⁾	1 ⁽²⁾	8.0	24 ⁽²⁾	MHz
f _{PLL_IN}	PLL input clock duty cycle	40 ⁽²⁾	-	60 ⁽²⁾	%
f _{PLL_OUT}	PLL multiplier output clock	16 ⁽²⁾	-	48	MHz
t _{LOCK}	PLL lock time	-	-	200 ⁽²⁾	μs
Jitter _{PLL}	Cycle-to-cycle jitter	-	-	300 ⁽²⁾	ps

Take care to use the appropriate multiplier factors to obtain PLL input clock values compatible with the range defined by f_{PLL OUT}.

6.3.9 Memory characteristics

Flash memory

The characteristics are given at T_A = -40 to 105 °C unless otherwise specified.

Table 38. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
t _{prog}	16-bit programming time	T _A = - 40 to +105 °C	40	53.5	60	μs
t _{ERASE}	Page (1 KB) erase time	T _A = - 40 to +105 °C	20	-	40	ms
t _{ME}	Mass erase time	T _A = - 40 to +105 °C	20	-	40	ms
	Supply current	Write mode	-	-	10	mA
I _{DD}		Erase mode	-	-	12	mA

^{1.} Guaranteed by design, not tested in production.



^{2.} Guaranteed by design, not tested in production.

^{2.} Guaranteed by design, not tested in production.

Symbol	Parameter	Conditions	Min ⁽¹⁾	Unit
N _{END}	Endurance	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	10	kcycle
	Data retention	1 kcycle ⁽²⁾ at T _A = 85 °C	30	
t _{RET}		1 kcycle ⁽²⁾ at T _A = 105 °C	10	Year
		10 kcycle ⁽²⁾ at T _A = 55 °C	20	

Table 39. Flash memory endurance and data retention

6.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 40*. They are based on the EMS levels and classes defined in application note AN1709.

Symbol	Parameter	Conditions	Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V_{DD} = 1.8 V, LQFP64, T_A = +25 °C, f_{HCLK} = 48 MHz, conforming to IEC 61000-4-2	2B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	V_{DD} = 1.8 V, LQFP64, T_A = +25°C, f_{HCLK} = 48 MHz, conforming to IEC 61000-4-4	4B

Table 40. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.



^{1.} Data based on characterization results, not tested in production.

^{2.} Cycling performed over the whole temperature range.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (for example control registers)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Max vs. [f_{HSE}/f_{HCLK}] **Monitored** Conditions Unit Symbol **Parameter** frequency band 8/48 MHz 0.1 to 30 MHz 0 $V_{DD} = 1.8 \text{ V}, T_A = 25 ^{\circ}\text{C},$ 30 to 130 MHz 22 dB_µV LQFP64 package Peak level S_{EMI} compliant with 130 MHz to 1 GHz 16 IEC 61967-2 EMI Level 3.5

Table 41. EMI characteristics

6.3.11 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.



Symbol	Ratings	Ratings Conditions Packages		Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to JESD22-A114	All	2	2000	٧
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to ANSI/ESD STM5.3.1	All	C3	250	V

Table 42. ESD absolute maximum ratings

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 43. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +105 °C conforming to JESD78A	II level A

6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DDIOX} (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5 μ A/+0 μ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in Table 44.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.



^{1.} Data based on characterization results, not tested in production.

	14.0.0 11.20 04.10.10.10.10.10.10.10.10.10.10.10.10.10.				
Symbol	Description -		Functional susceptibility		
			Positive injection	Unit	
	Injected current on BOOT0	-0	NA		
I _{INJ}	Injected current on all FT, FTf and POR pins		NA	mA	
	Injected current on all TTa, TC and RESET pins	-5	+5		

Table 44. I/O current injection susceptibility

6.3.13 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 45* are derived from tests performed under the conditions summarized in Table 19: General operating conditions. All I/Os are designed as CMOS- and TTL-compliant (except BOOT0).

Symbol **Parameter Conditions** Min Тур Max Unit 0.3 V_{DDIOx}+0.07⁽¹⁾ TC and TTa I/O FT and FTf I/O 0.475 V_{DDIOx}-0.2⁽¹⁾ Low level input ٧ V_{IL} BOOT0 $0.3 V_{\rm DDIOx} - 0.3^{(1)}$ voltage All I/Os except 0.3 V_{DDIOx} BOOT0 pin TC and TTa I/O $0.445 \, V_{DDIOx} + 0.398^{(1)}$ $0.5 V_{DDIOx} + 0.2^{(1)}$ FT and FTf I/O High level input V V_{IH} $0.2 V_{DDIOx} + 0.95^{(1)}$ BOOT0 voltage All I/Os except 0.7 V_{DDIOx} BOOT0 pin 200(1) TC and TTa I/O Schmitt trigger $100^{(1)}$ V_{hys} FT and FTf I/O mV hysteresis 300(1) BOOT0 TC, FT and FTf I/O TTa in digital mode ± 0.1 $V_{SS} \le V_{IN} \le V_{DDIOx}$ TTa in digital mode

Table 45. I/O static characteristics



1

± 0.2

10

μΑ

DocID023402 Rev 4 64/104

 $V_{\text{DDIOX}} \le V_{\text{IN}} \le V_{\text{DDA}}$

TTa in analog mode

 $V_{SS} \le V_{IN} \le V_{DDA}$ FT and FTf I/O

 $V_{DDIOx} \le V_{IN} \le 5 V$

Input leakage

current⁽²⁾

I_{lkq}

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{PU}	Weak pull-up equivalent resistor (3)	V _{IN} = V _{SS}	25	40	55	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽³⁾	V _{IN} = - V _{DDIOx}	25	40	55	kΩ
C _{IO}	I/O pin capacitance	-	-	5	-	pF

- 1. Data based on design simulation only. Not tested in production.
- The leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to Table 44: I/O current injection susceptibility.
- Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 18* for standard I/Os, and in *Figure 19* for 5 V-tolerant I/Os. The following curves are design simulation results, not tested in production.








Figure 18. TC and TTa I/O input characteristics





Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to +/- 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2:

- The sum of the currents sourced by all the I/Os on V_{DDIOX}, plus the maximum consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 16: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V_{SS}, plus the maximum consumption of the MCU sunk on V_{SS}, cannot exceed the absolute maximum rating ΣI_{VSS} (see Table 16: Voltage characteristics).

Output voltage levels

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 19: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT, TTa or TC unless otherwise specified).

Table 46. Output voltage characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽²⁾	Output low level voltage for an I/O pin	Π . I = 4 mΔ	-	0.4	V
V _{OH} ⁽²⁾	Output high level voltage for an I/O pin	I _{IO} = 4 mA	V _{DDIOx} -0.4	-	V
V _{OLFm+} ⁽³⁾	Output low level voltage for an FTf I/O pin in Fm+ mode	I _{IO} = 10 mA	-	0.4	V

The I_{IO} current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 16:
 Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI_{IO}.

- 2. Data based on characterization results. Not tested in production.
- 3. Data based on design simulation only. Not tested in production.



Input/output AC characteristics

The definition and values of input/output AC characteristics are given in Figure 20 and Table 47, respectively. Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in Table 19: General operating conditions.

OSPEEDRy [1:0] value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max	Unit	
	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	1	MHz	
x0	t _{f(IO)out}	Output fall time	C _L = 50 pF	-	125	ns	
	t _{r(IO)out}	Output rise time		-	125	115	
	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	4	MHz	
01	t _{f(IO)out}	Output fall time	C _L = 50 pF	-	62.5	ns	
	t _{r(IO)out}	Output rise time		-	62.5	113	
	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	10	MHz	
11	t _{f(IO)out}	Output fall time	C _L = 50 pF	-	25	ns	
	t _{r(IO)out}	Output rise time		-	25	115	
Fm+	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	0.5	MHz	
configuration (4)	t _{f(IO)out}	Output fall time	CL = 50 pF	-	16	ns	
(4)	t _{r(IO)out}	Output rise time		-	44	115	
-	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller	-	10	-	ns	

Table 47. I/O AC characteristics⁽¹⁾⁽²⁾

- 2. Guaranteed by design, not tested in production.
- 3. The maximum frequency is defined in Figure 20.
- When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the STM32F0xxxx reference manual RM0091 for a detailed description of Fm+ I/O configuration.




Figure 20. I/O AC characteristics definition

DocID023402 Rev 4 68/104



The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32F0xxxx RM0091 reference manual for a description of GPIO Port configuration register.

6.3.14 NRST and NPOR pin characteristics

NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor, R_{PLI}.

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 19: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)}	NRST input low level voltage	-	-	-	0.3 V _{DD} +0.07 ⁽¹⁾	V
V _{IH(NRST)}	NRST input high level voltage	-	0.445 V _{DD} +0.398 ⁽¹⁾	ı	-	٧
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	25	40	55	kΩ
V _{F(NRST)}	NRST input filtered pulse	-	-	ı	100 ⁽¹⁾	ns
V _{NF(NRST)}	NRST input not filtered pulse	-	700 ⁽¹⁾	-	-	ns

Table 48. NRST pin characteristics

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).




Figure 21. Recommended NRST pin protection

- 1. The external capacitor protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in *Table 48: NRST pin characteristics*. Otherwise the reset will not be taken into account by the device.

NPOR pin characteristics

The NPOR pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor to the $V_{DDA},\,R_{PU}.$

Unless otherwise specified, the parameters given in *Table 49* below are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 19: General operating conditions*.



^{1.} Data based on design simulation only. Not tested in production.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
V _{IL(NPOR)}	NPOR Input low level voltage	-	-	-	0.475 V _{DDA} - 0.2 ⁽¹⁾			
V _{IH(NPOR)}	NPOR Input high level voltage	-	0.5 V _{DDA} + 0.2 ⁽¹⁾	-	-	V		
V _{hys(NPOR)}	NPOR Schmitt trigger voltage hysteresis	-	-	100 ⁽¹⁾	-	mV		
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	25	40	55	kΩ		

Table 49. NPOR pin characteristics

6.3.15 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 50* are derived from tests performed under the conditions summarized in *Table 19: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Table 50. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage for ADC ON	-	2.4	-	3.6	V
I _{DDA (ADC)}	Current consumption of the ADC ⁽¹⁾	V _{DDA} = 3.3 V	-	0.9	-	mA
f _{ADC}	ADC clock frequency	-	0.6	-	14	MHz
f _S ⁽²⁾	Sampling rate	12-bit resolution	0.043	-	1	MHz
f _{TRIG} ⁽²⁾	External trigger frequency	f _{ADC} = 14 MHz, 12-bit resolution	-	-	823	kHz
		12-bit resolution	-	-	17	1/f _{ADC}
V _{AIN}	Conversion voltage range	-	0	-	V_{DDA}	V
R _{AIN} ⁽²⁾	External input impedance	See Equation 1 and Table 51 for details	-	-	50	kΩ
R _{ADC} ⁽²⁾	Sampling switch resistance	-	-	-	1	kΩ
C _{ADC} ⁽²⁾	Internal sample and hold capacitor	-	-	-	8	pF
t _{CAL} ⁽²⁾⁽³⁾	Calibration time	f _{ADC} = 14 MHz		5.9		μs
		-		83		1/f _{ADC}



^{1.} Guaranteed by design, not tested in production.

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
W _{LATENCY} (2)(4)	ADC_DR register ready latency	ADC clock = HSI14	1.5 ADC cycles + 2 f _{PCLK} cycles	-	1.5 ADC cycles + 3 f _{PCLK} cycles	-
		ADC clock = PCLK/2	-	4.5	-	f _{PCLK} cycle
		ADC clock = PCLK/4	-	8.5	-	f _{PCLK} cycle
	Trigger conversion latency	$f_{ADC} = f_{PCLK}/2 = 14 \text{ MHz}$	0.196			μs
		$f_{ADC} = f_{PCLK}/2$	5.5			1/f _{PCLK}
t _{latr} ⁽²⁾		$f_{ADC} = f_{PCLK}/4 = 12 \text{ MHz}$	0.219			μs
		$f_{ADC} = f_{PCLK}/4$	10.5			1/f _{PCLK}
		f _{ADC} = f _{HSI14} = 14 MHz	0.179	-	0.250	μs
Jitter _{ADC}	ADC jitter on trigger conversion	f _{ADC} = f _{HSI14}	-	1	-	1/f _{HSI14}
t _S ⁽²⁾	Sampling time	f _{ADC} = 14 MHz	0.107	-	17.1	μs
ι _S ,/		-	1.5	-	239.5	1/f _{ADC}
t _{STAB} (2)	Stabilization time	-	14			1/f _{ADC}
t _{CONV} ⁽²⁾	Total conversion time (including sampling time)	f _{ADC} = 14 MHz, 12-bit resolution	1		18	μs
		12-bit resolution	14 to 252 (t _S for sampling +12.5 for successive approximation)			1/f _{ADC}

Table 50. ADC characteristics (continued)

- 2. Guaranteed by design, not tested in production.
- 3. Specified value includes only ADC timing. It does not include the latency of the register access.
- 4. This parameter specify latency for transfer of the conversion result to the ADC_DR register. EOC flag is set at this time.

Equation 1: R_{AIN} max formula

$$R_{AIN} < \frac{T_S}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 51. R_{AIN} max for $f_{ADC} = 14$ MHz

T _s (cycles)	t _S (µs)	R_{AIN} max $(k\Omega)^{(1)}$
1.5	0.11	0.4
7.5	0.54	5.9
13.5	0.96	11.4



^{1.} During conversion of the sampled value (12.5 x ADC clock period), an additional consumption of 100 μ A on IDD should be taken into account.

	7	
T _s (cycles)	t _S (µs)	R _{AIN} max (kΩ) ⁽¹⁾
28.5	2.04	25.2
41.5	2.96	37.2
55.5	3.96	50
71.5	5.11	NA
239.5	17.1	NA

Table 51. R_{AIN} max for f_{ADC} = 14 MHz (continued)

Table 52. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Test conditions	Тур	Max ⁽⁴⁾	Unit
ET	Total unadjusted error		±1.3	±2	
EO	Offset error	f _{PCLK} = 48 MHz,	±1	±1.5	
EG	Gain error	f_{ADC} = 14 MHz, R_{AIN} < 10 kΩ V_{DDA} = 3 V to 3.6 V	±0.5	±1.5	LSB
ED	Differential linearity error	T _A = 25 °C	±0.7	±1	
EL	Integral linearity error		±0.8	±1.5	
ET	Total unadjusted error		±3.3	±4	
EO	Offset error	f_{PCLK} = 48 MHz, f_{ADC} = 14 MHz, R_{AIN} < 10 kΩ V_{DDA} = 2.7 V to 3.6 V T_{A} = - 40 to 105 °C	±1.9	±2.8	
EG	Gain error		±2.8	±3	LSB
ED	Differential linearity error		±0.7	±1.3	
EL	Integral linearity error		±1.2	±1.7	
ET	Total unadjusted error	f_{PCLK} = 48 MHz, f_{ADC} = 14 MHz, R_{AIN} < 10 kΩ V_{DDA} = 2.4 V to 3.6 V T_A = 25 °C	±3.3	±4	
EO	Offset error		±1.9	±2.8	
EG	Gain error		±2.8	±3	LSB
ED	Differential linearity error		±0.7	±1.3	
EL	Integral linearity error		±1.2	±1.7	

^{1.} ADC DC accuracy values are measured after internal calibration.

3. Better performance may be achieved in restricted V_{DDA} , frequency and temperature ranges.

4. Data based on characterization results, not tested in production.

^{1.} Guaranteed by design, not tested in production.

ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.
 Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 6.3.13 does not affect the ADC accuracy.





Figure 22. ADC accuracy characteristics





- Refer to Table 50: ADC characteristics for the values of RAIN, RADC and CADC.
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 10: Power supply scheme. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

6.3.16 DAC electrical specifications

Table 53. DAC characteristics

Symbol	Parameter	Min	Тур	Max	Unit	Comments
V _{DDA}	Analog supply voltage for DAC ON	2.4	-	3.6	٧	-
R _{LOAD} ⁽¹⁾	Resistive load with buffer	5	-	-	kΩ	Load connected to V _{SSA}
LOAD, ,	ON	25	-	-	kΩ	Load connected to V _{DDA}
R _O ⁽¹⁾	Impedance output with buffer OFF	-	-	15	kΩ	When the buffer is OFF, the Minimum resistive load between DAC_OUT and V_{SS} to have a 1% accuracy is 1.5 M Ω
C _{LOAD} ⁽¹⁾	Capacitive load	ı	-	50	pF	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).
DAC_OUT min ⁽¹⁾	Lower DAC_OUT voltage with buffer ON	0.2	-	-	٧	It gives the maximum output excursion of the DAC. It corresponds to 12-bit input code (0x0E0) to (0xF1C) at
DAC_OUT max ⁽¹⁾	Higher DAC_OUT voltage with buffer ON	-	-	V _{DDA} – 0.2	٧	$V_{\rm DDA} = 3.6 \text{ V} \text{ and } (0x155) \text{ and} \\ (0xEAB) \text{ at } V_{\rm DDA} = 2.4 \text{ V}$
DAC_OUT min ⁽¹⁾	Lower DAC_OUT voltage with buffer OFF	-	0.5	-	mV	It gives the maximum output
DAC_OUT max ⁽¹⁾	Higher DAC_OUT voltage with buffer OFF	-	-	V _{DDA} – 1LSB	V	excursion of the DAC.
I _{DDA} ⁽¹⁾	DAC DC current consumption in quiescent	1	-	600	μΑ	With no load, middle code (0x800) on the input
IDDA	mode ⁽²⁾	-	-	700	μΑ	With no load, worst code (0xF1C) on the input
DNL ⁽³⁾	Differential non linearity Difference between two	-	-	±0.5	LSB	Given for the DAC in 10-bit configuration
	consecutive code-1LSB)	-	-	±2	LSB	Given for the DAC in 12-bit configuration
	Integral non linearity (difference between	-	-	±1	LSB	Given for the DAC in 10-bit configuration
INL ⁽³⁾	measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)	-	-	±4	LSB	Given for the DAC in 12-bit configuration
	Offset error	ı	-	±10	mV	-
Offset ⁽³⁾	(difference between measured value at Code	-	-	±3	LSB	Given for the DAC in 10-bit at V _{DDA} = 3.6 V
	(0x800) and the ideal value = V _{DDA} /2)	-	-	±12	LSB	Given for the DAC in 12-bit at V _{DDA} = 3.6 V

Symbol	Parameter	Min	Тур	Max	Unit	Comments
Gain error ⁽³⁾	Gain error	-	-	±0.5	%	Given for the DAC in 12-bit configuration
t _{SETTLING} (3)	Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±1LSB	-	3	4	μs	C _{LOAD} ≤ 50 pF, R _{LOAD} ≥ 5 kΩ
Update rate ⁽³⁾	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)	-	-	1	MS/s	C _{LOAD} ≤ 50 pF, R _{LOAD} ≥ 5 kΩ
t _{WAKEUP} (3)	Wakeup time from off state (Setting the ENx bit in the DAC Control register)	-	6.5	10	μs	$C_{LOAD} \le 50$ pF, $R_{LOAD} \ge 5$ k Ω input code between lowest and highest possible ones.
PSRR+ (1)	Power supply rejection ratio (to V _{DDA}) (static DC measurement	-	-67	-40	dB	No R _{LOAD} , C _{LOAD} = 50 pF

Table 53. DAC characteristics (continued)

- 1. Guaranteed by design, not tested in production.
- 2. The DAC is in "quiescent mode" when it keeps the value steady on the output so no dynamic consumption is involved.
- 3. Data based on characterization results, not tested in production.




Figure 24. 12-bit buffered / non-buffered DAC

 The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

6.3.17 Comparator characteristics

Table 54. Comparator characteristics

Symbol	Parameter	Conditi	ons	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit	
V	Analog supply voltage	V _{REFINT} scaler not in us	е	1.65		3.6	V	
V_{DDA}	Analog supply voltage	V _{REFINT} scaler in use		2	_	3.0	V	
V _{IN}	Comparator input voltage range	-	0	-	V _{DDA}	-		
V _{SC}	V _{REFINT} scaler offset voltage	-		-	±5	±10	mV	
t _{S_SC}	V _{REFINT} scaler startup time from power down	First V _{REFINT} scaler acti power on	vation after device	-	-	1000 (2)	ms	
0_00	time from power down	Next activations		-	-	0.2		
t _{START}	Comparator startup time	Startup time to reach propagation delay specification		-	-	60	μs	
	Ultra-low power mode			-	2	4.5		
	Propagation delay for 200 mV step with 100 mV overdrive	Low power mode		-	0.7	1.5	μs	
		Medium power mode		-	0.3	0.6		
		100 mV overdrive	100 mV overdrive	High speed mode	V _{DDA} ≥ 2.7 V	-	50	100
4		High speed mode	-	100	240	ns		
t _D		Ultra-low power mode		-	2	7		
	Propagation delay for	Low power mode		-	0.7	2.1	μs	
	full range step with	Medium power mode		-	0.3	1.2		
	100 mV overdrive	High speed mode	V _{DDA} ≥ 2.7 V	-	90	180	ne	
		High speed mode	V _{DDA} < 2.7 V	-	110	300	ns	
V _{offset}	Comparator offset error	-		-	±4	±10	mV	
dV _{offset} /dT	Offset error temperature coefficient	-		-	18	-	μV/°C	
		Ultra-low power mode		-	1.2	1.5		
l==	COMP current	Low power mode		-	3	5	^	
I _{DD(COMP)}	consumption	Medium power mode		-	10	15	μA	
		High speed mode		-	75	100		

31

40

19


Min⁽¹⁾ Max⁽¹⁾ **Symbol** Тур Unit **Parameter Conditions** No hysteresis 0 (COMPxHYST[1:0]=00) High speed mode 3 13 Low hysteresis 8 All other power (COMPxHYST[1:0]=01) 5 10 modes Comparator hysteresis High speed mode 7 26 mV V_{hys} Medium hysteresis 15 All other power (COMPxHYST[1:0]=10) 9 19 modes High speed mode 18 49

Table 54. Comparator characteristics (continued)

- 1. Data based on characterization results, not tested in production.
- 2. For more details and conditions see Figure 25: Maximum V_{REFINT} scaler startup time from power down.

High hysteresis

(COMPxHYST[1:0]=11)



All other power

modes

6.3.18 Temperature sensor characteristics

Table 55. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	± 1	± 2	°C
Avg_Slope ⁽¹⁾	Average slope	4.0	4.3	4.6	mV/°C
V ₃₀	Voltage at 30 °C (± 5 °C) ⁽²⁾	1.34	1.43	1.52	V
t _{START} ⁽¹⁾	ADC_IN16 buffer startup time	-	-	10	μs
t _{S_temp} ⁽¹⁾	ADC sampling time when reading the temperature	4	-	-	μs

^{1.} Guaranteed by design, not tested in production.

6.3.19 V_{BAT} monitoring characteristics

Table 56. V_{BAT} monitoring characteristics

Symbol	Parameter		Тур	Max	Unit
R	Resistor bridge for V _{BAT}	-	2 x 50	-	kΩ
Q	Ratio on V _{BAT} measurement		2	-	-
Er ⁽¹⁾	Error on Q	-1	-	+1	%
t _{S_vbat} ⁽¹⁾	ADC sampling time when reading the V _{BAT}	4	-	-	μs

^{1.} Guaranteed by design, not tested in production.

6.3.20 Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to Section 6.3.13: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 57. TIMx characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t (TDD)	Timer resolution time	-	-	1	-	t _{TIMxCLK}
^t res(TIM)	Timer resolution time	f _{TIMxCLK} = 48 MHz	ı	20.8	ı	ns
f _{EXT}	Timer external clock	-	ı	f _{TIMxCLK} /2	ı	MHz
EXT	frequency on CH1 to CH4	f _{TIMxCLK} = 48 MHz	-	24	-	MHz
	16-bit timer maximum	-	ı	2 ¹⁶	ı	t _{TIMxCLK}
tury count	period	f _{TIMxCLK} = 48 MHz	i	1365	i	μs
t _{MAX_COUNT}	32-bit counter	-	-	2 ³²	-	t _{TIMxCLK}
	maximum period	f _{TIMxCLK} = 48 MHz	-	89.48	-	s



Measured at V_{DDA} = 3.3 V ± 10 mV. The V₃₀ ADC conversion result is stored in the TS_CAL1 byte. Refer to Table 2: Temperature sensor calibration values.

Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit
/4	0	0.1	409.6	
/8	1	0.2	819.2	
/16	2	0.4	1638.4	
/32	3	0.8	3276.8	ms
/64	4	1.6	6553.6	
/128	5	3.2	13107.2	
/256	6 or 7	6.4	26214.4	

Table 58. IWDG min/max timeout period at 40 kHz (LSI)⁽¹⁾

These timings are given for a 40 kHz clock but the microcontroller internal RC frequency can vary from 30 to 60 kHz. Moreover, given an exact RC oscillator frequency, the exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

	abic 05. WILD	5 minimax timeoat van	de at 40 miliz (i OLit)	
Prescaler	WDGTB	Min timeout value	Max timeout value	Unit
1	0	0.0853	5.4613	
2	1	0.1706	10.9226	ms
4	2	0.3413	21.8453	1115
8	3	0.6826	43.6906	

Table 59, WWDG min/max timeout value at 48 MHz (PCLK)

6.3.21 Communication interfaces

I²C interface characteristics

The I²C interface meets the timings requirements of the I²C-bus specification and user manual rev. 0.3 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I²C timings requirements are guaranteed by design when the I2Cx peripheral is properly configured (refer to Reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and $V_{\rm DDIOx}$ is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement. Refer to Section 6.3.13: I/O port characteristics for the I²C I/Os characteristics.

All I²C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:

Table 60. I²C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{AF}	Maximum width of spikes that are suppressed by the analog filter	50 ⁽²⁾	260 ⁽³⁾	ns

- 1. Guaranteed by design, not tested in production.
- 2. Spikes with widths below $t_{AF(min)}$ are filtered.
- 3. Spikes with widths above $t_{AF(max)}$ are not filtered

SPI/I²S characteristics

Unless otherwise specified, the parameters given in *Table 61* for SPI or in *Table 62* for I²S are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in *Table 19: General operating conditions*.

Refer to Section 6.3.13: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I²S).

Table 61. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{SCK}	SDI clock fraguancy	Master mode	-	18	MHz
1/t _{c(SCK)}	SPI clock frequency	Slave mode	-	18	IVII IZ
t _{r(SCK)}	SPI clock rise and fall time	Capacitive load: C = 15 pF	-	6	ns
t _{su(NSS)}	NSS setup time	Slave mode	4Tpclk	-	
t _{h(NSS)}	NSS hold time	Slave mode	2Tpclk + 10	-	
t _{w(SCKH)}	SCK high and low time	Master mode, f _{PCLK} = 36 MHz, presc = 4	Tpclk/2 -2	Tpclk/2 + 1	
t _{su(MI)}	t _{su(MI)} Data input setup time	Master mode	4	-	
t _{su(SI)}	Data input setup time	Slave mode	5	-	
t _{h(MI)}	Data input hold time	Master mode	4	-	
t _{h(SI)}	Data iriput riolu tirrie	Slave mode	5	-	ns
t _{a(SO)} ⁽²⁾	Data output access time	Slave mode, f _{PCLK} = 20 MHz	0	3Tpclk	
t _{dis(SO)} (3)	Data output disable time	Slave mode	0	18	
t _{v(SO)}	Data output valid time	Slave mode (after enable edge)	-	22.5	
t _{v(MO)}	Data output valid time	Master mode (after enable edge)	-	6	
t _{h(SO)}	Data output hold time	Slave mode (after enable edge)	11.5	-	
t _{h(MO)}	Data output noid time	Master mode (after enable edge)	2	-	
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	25	75	%

- 1. Data based on characterization results, not tested in production.
- 2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
- 3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z







Figure 26. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels: 0.3 $V_{\rm DD}$ and 0.7 $V_{\rm DD}$.





Figure 28. SPI timing diagram - master mode

1. Measurement points are done at CMOS levels: 0.3 V_{DD} and 0.7 V_{DD} .

Table 62. I²S characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{CK}	I ² S clock frequency	Master mode (data: 16 bits, Audio frequency = 48 kHz)	1.597	1.601	MHz
1/t _{c(CK)}		Slave mode	0	6.5	
t _{r(CK)}	I ² S clock rise time	Canacitive lead C = 15 pE	-	10	
t _{f(CK)}	I ² S clock fall time	Capacitive load C _L = 15 pF	-	12	
t _{w(CKH)}	I ² S clock high time	Master f _{PCLK} = 16 MHz, audio	306	-	
t _{w(CKL)}	I ² S clock low time	frequency = 48 kHz	312	-	,,,
t _{v(WS)}	WS valid time	Master mode	2	-	ns
t _{h(WS)}	WS hold time	Master mode	2	-	
t _{su(WS)}	WS setup time	Slave mode	7	-	
t _{h(WS)}	WS hold time	Slave mode	0	-	
DuCy(SCK)	I ² S slave input clock duty cycle	Slave mode	25	75	%



Symbol	Parameter	Conditions	Min	Max	Unit
t _{su(SD_MR)}		Master receiver	6	-	
t _{su(SD_SR)}	Data input setup time	Slave receiver	2	-	
t _{h(SD_MR)} (2)	Data input hold time	Master receiver	4	-	
t _{h(SD_SR)} (2)	Data input hold time	Slave receiver	0.5	-	20
t _{v(SD_MT)} ⁽²⁾	Data output valid time	Master transmitter	-	4	ns
t _{v(SD_ST)} ⁽²⁾	Data output valid time	Slave transmitter	-	31	
t _{h(SD_MT)}		Master transmitter	0	-	
t _{h(SD_ST)}	Data output hold time	Slave transmitter	13	-	

Table 62. I²S characteristics⁽¹⁾ (continued)

- 1. Data based on design simulation and/or characterization results, not tested in production.
- 2. Depends on f_{PCLK} . For example, if f_{PCLK} = 8 MHz, then T_{PCLK} = 1/ f_{PLCLK} = 125 ns.




Figure 29. I²S slave timing diagram (Philips protocol)

- 1. Measurement points are done at CMOS levels: 0.3 × V_{DDIOx} and 0.7 × V_{DDIOx} .
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 30. I²S master timing diagram (Philips protocol)

- 1. Data based on characterization results, not tested in production.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

477

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

7.1 UFBGA64 package information

UFBGA64 is a 64-ball, 5 x 5 mm, 0.5 mm pitch ultra-fine-profile ball grid array package.




Figure 31. UFBGA64 package outline

1. Drawing is not to scale.

Table 63. UFBGA64 package mechanical data

Cumbal	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.050	0.080	0.110	0.0020	0.0031	0.0043
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197
A3	0.080	0.130	0.180	0.0031	0.0051	0.0071
A4	0.270	0.320	0.370	0.0106	0.0126	0.0146



Table 60. Of BOA64 package meditation data (continued)						
Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
Α	0.460	0.530	0.600	0.0181	0.0209	0.0236
b	0.170	0.280	0.330	0.0067	0.0110	0.0130
D	4.850	5.000	5.150	0.1909	0.1969	0.2028
D1	3.450	3.500	3.550	0.1358	0.1378	0.1398
E	4.850	5.000	5.150	0.1909	0.1969	0.2028
E1	3.450	3.500	3.550	0.1358	0.1378	0.1398
е	-	0.500	-	-	0.0197	-
F	0.700	0.750	0.800	0.0276	0.0295	0.0315
ddd	-	-	0.080	-	-	0.0031
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

Table 63, UFBGA64 package mechanical data (continued)

Figure 32. Recommended footprint for UFBGA64 package




Table 64. UFBGA64 recommended PCB design rules

Dimension	Recommended values
Pitch	0.5
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.100 mm



^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 33. UFBGA64 package marking example

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet
qualified and therefore not yet ready to be used in production and any consequences deriving from such
usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering
samples in production. ST Quality has to be contacted prior to any decision to use these Engineering
Samples to run qualification activity.

7.2 LQFP64 package information

LQFP64 is a 64-pin, 10 x 10 mm low-profile quad flat package.




Figure 34. LQFP64 package outline

1. Drawing is not to scale.

Table 65. LQFP64 package mechanical data

		710 001 EQ. 1	o i paonago i			
Comple ed	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
E	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-

CCC


0.0031

inches⁽¹⁾ millimeters **Symbol** Min Typ Max Min Тур Max E3 7.500 0.2953 0.500 0.0197 е 0° 7° 0° 7° Κ 3.5° 3.5° L 0.450 0.600 0.750 0.0177 0.0236 0.0295 L1 1.000 0.0394

0.080

Table 65. LQFP64 package mechanical data (continued)

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.



1. Dimensions are expressed in millimeters.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 36. LQFP64 package marking example

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



7.3 UFQFPN48 package information

UFQFPN48 is a 48-lead, 7x7 mm, 0.5 mm pitch, ultra-thin fine-pitch quad flat package.




Figure 37. UFQFPN48 package outline

- 1. Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.

Table 66. UFQFPN48 package mechanical data

Cumbal	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
А	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
D	6.900	7.000	7.100	0.2717	0.2756	0.2795
Е	6.900	7.000	7.100	0.2717	0.2756	0.2795
D2	5.500	5.600	5.700	0.2165	0.2205	0.2244
E2	5.500	5.600	5.700	0.2165	0.2205	0.2244
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
Т	-	0.152	-	-	0.0060	-
b	0.200	0.250	0.300	0.0079	0.0098	0.0118
е	-	0.500	-	-	0.0197	-
ddd	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

1. Dimensions are expressed in millimeters.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 39. UFQFPN48 package marking example

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet
qualified and therefore not yet ready to be used in production and any consequences deriving from such
usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering
samples in production. ST Quality has to be contacted prior to any decision to use these Engineering
Samples to run qualification activity.



7.4 WLCSP36 package information

WLCSP36 is a 36-ball, 2.605 x 2.703 mm, 0.4 mm pitch wafer-level chip-scale package.





Figure 40. WLCSP36 package outline

1. Drawing is not to scale.

Table 67. WLCSP36 package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.525	0.555	0.585	0.0207	0.0219	0.0230
A1	-	0.175	-	-	0.0069	-
A2	-	0.380	-	-	0.0150	-
A3 ⁽²⁾	-	0.025	-	-	0.0010	-
b ⁽³⁾	0.220	0.250	0.280	0.0087	0.0098	0.0110
D	2.570	2.605	2.640	0.1012	0.1026	0.1039
Е	2.668	2.703	2.738	0.1050	0.1064	0.1078
е	-	0.400	-	-	0.0157	-
e1	-	2.000	-	-	0.0787	-
e2	-	2.000	-	-	0.0787	-



0.0020

0.0020

,						
Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
F	-	0.3025	-	-	0.0119	-
G	-	0.3515	-	-	0.0138	-
aaa	-	-	0.100	-	-	0.0039
bbb	-	-	0.100	-	-	0.0039
ccc	-	-	0.100	-	-	0.0039

0.050

0.050

Table 67. WLCSP36 package mechanical data (continued)

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- Back side coating.

ddd

eee

3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

Dpad Dsm MS18965V2

Figure 41. Recommended pad footprint for WLCSP36 package

Table 68. WLCSP36 recommended PCB design rules

Dimension	Recommended values
Pitch	0.4 mm
Dpad	260 µm max. (circular) 220 µm recommended
Dsm	300 μm min. (for 260 μm diameter pad)
PCB pad design	Non-solder mask defined via underbump allowed

Device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 42. WLCSP36 package marking example

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



7.5 Thermal characteristics

The maximum chip junction temperature (T_Jmax) must never exceed the values given in *Table 19: General operating conditions*.

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max x \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O}$$
 max = $\Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DDIOx} - V_{OH}) \times I_{OH})$,

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

	_		
Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm / 0.5 mm pitch	45	
0	Thermal resistance junction-ambient UFBGA64 - 5 × 5 mm	65	°C/W
$\Theta_{\sf JA}$	Thermal resistance junction-ambient UFQFPN48 - 7 × 7 mm	32	C/VV
	Thermal resistance junction-ambient WLCSP36 - 2.6 × 2.7 mm	60	

Table 69. Package thermal characteristics

7.5.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org

7.5.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Section 8: Ordering information*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F058C8/R8/T8 at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.



Example 1: High-performance application

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 82 °C (measured according to JESD51-2), I_{DDmax} = 50 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V and maximum 8 I/Os used at the same time in output at low level with I_{OL} = 20 mA, V_{OL} = 1.3 V

 P_{INTmax} = 50 mA × 3.5 V= 175 mW

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$

This gives: P_{INTmax} = 175 mW and P_{IOmax} = 272 mW:

 $P_{Dmax} = 175 + 272 = 447 \text{ mW}$

Using the values obtained in *Table 69* T_{Jmax} is calculated as follows:

For LQFP64, 45 °C/W

$$T_{\text{lmax}}$$
 = 82 °C + (45 °C/W × 447 mW) = 82 °C + 20.115 °C = 102.115 °C

This is within the range of the suffix 6 version parts ($-40 < T_J < 105$ °C) see *Table 19:* General operating conditions.

In this case, parts must be ordered at least with the temperature range suffix 6 (see *Section 8: Ordering information*).

Note:

With this given P_{Dmax} we can find the T_{Amax} allowed for a given device temperature range (order code suffix 6 or 7).

Suffix 6:
$$T_{Amax} = T_{Jmax}$$
 - $(45^{\circ}\text{C/W} \times 447 \text{ mW}) = 105\text{-}20.115 = 84.885 ^{\circ}\text{C}$
Suffix 7: $T_{Amax} = T_{Jmax}$ - $(45^{\circ}\text{C/W} \times 447 \text{ mW}) = 125\text{-}20.115 = 104.885 ^{\circ}\text{C}$

Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature T_J remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 100 °C (measured according to JESD51-2), I_{DDmax} = 20 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V

 P_{INTmax} = 20 mA × 3.5 V= 70 mW

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$

This gives: P_{INTmax} = 70 mW and P_{IOmax} = 64 mW:

 $P_{Dmax} = 70 + 64 = 134 \text{ mW}$

Thus: $P_{Dmax} = 134 \text{ mW}$

Using the values obtained in *Table 69* T_{Jmax} is calculated as follows:


For LQFP64, 45 °C/W

$$T_{\text{Jmax}} = 100 \,^{\circ}\text{C} + (45 \,^{\circ}\text{C/W} \times 134 \,^{\circ}\text{mW}) = 100 \,^{\circ}\text{C} + 6.03 \,^{\circ}\text{C} = 106.03 \,^{\circ}\text{C}$$

This is above the range of the suffix 6 version parts ($-40 < T_J < 105$ °C).


In this case, parts must be ordered at least with the temperature range suffix 7 (see Section 8: Ordering information) unless we reduce the power dissipation in order to be able to use suffix 6 parts.

Refer to *Figure 43* to select the required temperature range (suffix 6 or 7) according to your ambient temperature or power requirements.



8 Ordering information

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, please contact your nearest ST sales office.



47/

blank = tray packing

9 Revision history

Table 71. Document revision history

Date	Revision	Changes
06-June-2014	1	Initial release
29-Sep-2015	2	Updated the following: DAC and power management feature descriptions in Features Table 1: STM32F058C8/R8/T8 family device features and peripheral counts the position of PC3 in UFBGA64 package in Table 12: Pin definitions,. Section 3.5.1: Power supply schemes Figure 13: Power supply scheme Table 17: Voltage characteristics Table 20: General operating conditions: updated the footnote for V _{IN} parameter Table 28: Typical and maximum current consumption from the V _{BAT} supply Table 52: ADC characteristics Table 33: High-speed external user clock characteristics: replaced V _{DD} with V _{DDIOX} Replaced TBD occurrences with values in Table 22: Typical and maximum current consumption from VDD at 1.8 V, Replaced TBD occurrences with values in Table 23: Typical and maximum current consumption from the VDDA supply, Table 34: Low-speed external user clock characteristics: replaced V _{DD} with V _{DDIOX} Table 37: HSI oscillator characteristics and Figure 19: HSI oscillator accuracy characteristics and Figure 19: HSI oscillator accuracy characteristics: changed the min value for ACC _{HSI14} Table 41: Flash memory characteristics: changed the values for t _{ME} and I _{DD} in write mode Table 43: EMS characteristics: changed the value of V _{EFTB} Table 45: ESD absolute maximum ratings Figure 21: TC and TTa I/O input characteristics Figure 22: Five volt tolerant (FT and FTf) I/O input characteristics Figure 23: I/O AC characteristics definition t _{START} definition in Table 24: Embedded internal reference voltage t _{STAB} characteristics in Table 52: ADC characteristics Table 56: Comparator characteristics: changed the description and values for V _{SC} , V _{DDA} and V _{REFINT} parameters. Added Figure 28: Maximum V _{REFINT} scaler startup time from power down



Table 71. Document revision history (continued)

Date	Revision	Changes
29-Sep-2015	2 (continued)	 Table 57: TS characteristics: changed the min value for T_S. temp Table 58: V_{BAT} monitoring characteristics: changed the min value for T_{S-vbat} and the typical value for R parameters Section 6.3.22: Communication interfaces: updated the description and features in the subsection I²C interface characteristics Table 64: I²S characteristics: updated the min values for data input hold time (master and slave receiver) Table 31: Peripheral current consumption Addition of WLCSP36 package. Updates in: Section 2: Description Table 1: STM32F058C8/R8/T8 family device features and peripheral counts, Table 5: No. of capacitive sensing channels available on STM32F058C8/R8/T8 devices, Section 4: Pinouts and pin descriptions with the addition of Figure 6: WLCSP36 package pinout Table 12: Pin definitions, Table 20: General operating conditions Section 7: Package information with the addition of Section 7.5: WLCSP36 package information Table 74: Package thermal characteristics Section 8: Part numbering Update of the device marking examples in Section 7: Package information.
16-Dec-2015	3	Section 2: Description: Table 1: STM32F058C8/R8/T8 family device features and peripheral counts - number of SPIs corrected for 36-pin package Figure 1: Block diagram modified Section 3: Functional overview: Figure 2: Clock tree modified; divider for CEC corrected Table 7: Comparison of PC analog and digital filters - adding "extra" information for FastPlus mode output Section 4: Pinouts and pin descriptions: Package pinout figures updated (look and feel) Figure 6: WLCSP36 package pinout - now presented in top view Table 12: Pin definitions - note 3 and 5 added; previous note for PB8 removed; Section 6: Electrical characteristics: Table 21: Embedded internal reference voltage - removed - 40°C-85°C temperature range line and the associated note Table 45: I/O static characteristics - removed note Section 6.3.15: 12-bit ADC characteristics - changed introductory sentence Table 50: ADC characteristics updated and table footnotes 3 and 4 added



Table 71. Document revision history (continued)

Date	Revision	Changes
16-Dec-2015	3 (continued)	 Table 54: Comparator characteristics - VDDA min modified Table 57: TIMx characteristics modified Table 62: PS characteristics reorganized
6-Jan-2017	4	Section 6: Electrical characteristics: - Table 33: LSE oscillator characteristics (f _{LSE} = 32.768 kHz) - information on configuring different drive capabilities removed. See the corresponding reference manual. - Table 21: Embedded internal reference voltage - V _{REFINT} values - Table 53: DAC characteristics - min. R _{LOAD} to V _{DDA} defined - Figure 26: SPI timing diagram - slave mode and CPHA = 0 and Figure 27: SPI timing diagram - slave mode and CPHA = 1 enhanced and corrected Section 8: Ordering information:
		 The name of the section changed from the previous "Part numbering"



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for ARM Microcontrollers - MCU category:

Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below:

R7FS3A77C2A01CLK#AC1 CP8363AT MB96F119RBPMC-GSE1 MB9BF122LPMC1-G-JNE2 MB9BF122LPMC-G-JNE2 MB9BF128SAPMC-GE2 MB9BF218TBGL-GE1 MB9BF529TBGL-GE1 26-21/R6C-AT1V2B/CT 5962-8506403MQA MB9AF342MAPMC-G-JNE2 MB96F001YBPMC1-GSE1 MB9BF121KPMC-G-JNE2 VA10800-D000003PCA CP8547AT CY9AF156NPMC-G-JNE2 MB9BF104NAPMC-G-JNE1 CY8C4724FNI-S402T ADUCM410BCBZ-RL7 ADUCM410BBCZ-RL7 GD32f303RGT6 NHS3152UK/A1Z MK26FN2M0CAC18R EFM32TG230F32-D-QFN64 EFM32TG232F32-D-QFP64 EFM32TG825F32-D-BGA48 MB9AFB44NBBGL-GE1 MB9BF304RBPMC-G-JNE2 MB9BF416RPMC-G-JNE2 MB9AF155MABGL-GE1 MB9BF306RBPMC-G-JNE2 MB9BF618TBGL-GE1 MK20DX64VFT5 MK50DX128CMC7 MK51DN256CMD10 MK51DX128CMC7 MK53DX256CMD10 MKL25Z32VFT4 MKL25Z64VFT4 LPC1754FBD80 STM32F030K6T6TR STM32L073VBT6 AT91M42800A-33AU AT91SAM7L64-CU ATSAM3N0AA-MU ATSAM3N0CA-CU ATSAM3SD8BA-MU ATSAM4LC2BA-UUR ATSAM4LC4BA-MU ATSAM4LS2AA-MU