

STMPE1208S


S-Touch[™] 12-channel capacitive touchkey controller

Features

- 12 touchkey capacitive sensor inputs
- 12-bit general purpose input/output (GPIO)
- Operating voltage 3.0 5.5 V
- 98 µA in active mode, 60 µA in idle mode
- Dual interrupt output pin
- I²C interface (up to 400 kHz)
- 7 kV HBM ESD protection
- Idle and sleep mode for low power operation
- Advanced data filtering (AFS)
- Environment tracking calibration (ETC)
- Individually adjustable touch variance (TVR) setting for all channels
- Adjustable environmental variance (EVR) for optimal calibration

Applications

- Notebook computers
- Monitors
- Set-top boxes
- Televisions
- Portable media players and game consoles
- Mobile and smart phones
- Home entertainment systems
- Domestic appliances



Description

The STMPE1208S is a 12-channel GPIO capacitive touchkey sensor able to interface a main digital ASIC via the two-line bidirectional bus (I²C). It senses changes in capacitance using a fully digital architecture, giving fast and accurate results at very low power consumption. Automatic impedance calibration ensures that changes in environment will never affect the correct operation of the capacitive touchkeys.

Table 1. Device summary

Order code	Package	Packing
STMPE1208SQTR	QFN40	Tape and reel

Contents

1	Pin c	onfiguration and function	. 6
	1.1	Power management	. 9
2	Cloc	c setting	10
3	I2C ir	nterface	11
	3.1	Start condition	
	3.2	Stop condition	
	3.3	Acknowledge bit (ACK)	11
	3.4	Data Input	12
	3.5	Slave device address	12
	3.6	Memory addressing	12
4		er schemes	
5	Сара	citive sensors	15
	5.1	Capacitive sensing	15
	5.2	Capacitance compensation	16
	5.3	Setting of TVR and EVR	16
		5.3.1 3-stage data filtering system	17
		5.3.2 Noise filtering	18
10	20	5.3.3 BEEP output	
bsole		5.3.4 Interrupt system	19
6		ster map and function description	20
7	Com	mand registers	36
8	Maxi	mum rating	39
	8.1	Recommended operating conditions	
9	Electrical specifications 4		
10	Pack	age mechanical data	41
2/47		Doc ID 14438 Rev 5	7/

11	Revision history	·	46
----	-------------------------	---	----

obsolete Product(s). Obsolete Product(s)

57

List of tables

Table 1. Table 2. Table 3. Table 4. Table 5. Table 6. Table 7. Table 8. Table 9. Table 10. Table 11. Table 12. Table 13.	Device summary1Pin assignments and description6Clocking system10I2C addresses11Operation modes12Calibration action under different scenarios17Register summary map table20Command registers36Absolute maximum ratings39Recommended operating conditions39DC electrical characteristics (-40 - 85 °C unless otherwise stated)40QFN40 (5 x 5 mm) mechanical data41Document revision history46
	Device summary 1 Pin assignments and description 6 Clocking system 10 12C addresses 11 Operation modes 12 Calibration action under different scenarios 17 Register summary map table 20 Command registers 36 Absolute maximum ratings 39 Recommended operating conditions 39 DC electrical characteristics (-40 - 85 °C unless otherwise stated) 40 QFN40 (5 x 5 mm) mechanical data 41 Document revision history 46
0,0501	



List of figures

Figure 1. Figure 2. Figure 3. Figure 3. Figure 5. Figure 6. Figure 7. Figure 8. Figure 9. Figure 10. Figure 11. Figure 12. Figure 13. Figure 14. Figure 15. Figure 16. Figure 18. Figure 19.	3-stage data filtering system 18 Interrupt system 19 Software interface (G_INT based) 31 Software interface (T_INT based) 32 QFN40 (5 x 5 mm) package outline 34 QFN40 recommended footprint without ground pad VIA 44 QFN40 recommended footprint with ground pad VIA 44 QFN40 tape information 44	8893445568978233
Obsol	ette	



Pin configuration and function 1




Figure 1. STMPE1208S pin configuration

Table 2. Pin assignments and description

Table 2. Pl	n assignments and description			
Pin number		Description		
1	GPIO_1	General purpose I/O		
2	GPIO_0	General purpose I/O		
3	SDATA	I ² C data		
4	SCLK	I ² C clock		
5	T_INT	Touch interrupt		
6	G_INT	General interrupt		
7	BEEP	Beep output		
8	TCLK	Test pin (to be grounded)		
9	GPIO_11	General purpose I/O		
10	GPIO_10	General purpose I/O		
11	GPIO_9	General purpose I/O		
	Pin number 1 2 3 4 5 6 7 8 9 10	Pin number Pin name 1 GPIO_1 2 GPIO_0 3 SDATA 4 SCLK 5 T_INT 6 G_INT 7 BEEP 8 TCLK 9 GPIO_11 10 GPIO_10		


Doc ID 14438 Rev 5




	Pin number	Pin name	Description	
	12	GPIO_8	General purpose I/O	
	13	GPIO_7	General purpose I/O	
	14	GPIO_6	General purpose I/O	
	15	VPH	3 –5.5 V power supply (regulator input) Supply to this pin is also used for powering the GPIO	
	16	GND	Ground	
	17	S_REF	Touch sensing reference.	
	18	S_IN_11	Capacitance sensing input 11	
	19	S_IN_10	Capacitance sensing input 10	
	20	S_IN_9	Capacitance sensing input 9	
	21	S_IN_8	Capacitance sensing input 8	
	22	S_IN_7	Capacitance sensing input 7	
	23	S_IN_6	Capacitance sensing input 6	
	24	GND	Ground	
	25	V25	2.5 V supply	
	26	VREG	Internal regulator output	
	27	VPH	3-5.5 V power supply (regulator input)	
	28	S_IN_5	Capacitance sensing input 5	
	29	S_IN_4	Capacitance sensing input 4	
	30	S_IN_3	Capacitance sensing input 3	
	31	S_IN_2	Capacitance sensing input 2	
	32	S_IN_1	Capacitance sensing input 1	
	33	S_IN_0	Capacitance sensing input 0	
sole	34	RESET_IN	Active low reset pin. This pin should be held 'low' for 10 mS from power stable state. Recommended: 47 K resistor with 0.47 µF capacitor	
$\mathbf{O}\mathbf{V}$	35	ID_1	I ² C address	
	36	ID_0	I ² C address	
	37	GPIO_5	General purpose I/O	
	38	GPIO_4	General purpose I/O	
	39	GPIO_3	General purpose I/O	
	40	GPIO_2	General purpose I/O	


 Table 2.
 Pin assignments and description (continued)














1.1 Power management

The STMPE1208S operates in 3 states.





On reset, the STMPE1208S enters the active state immediately.

Upon a fixed period of inactivity, the device enters into the IDLE state. Any touch activity in IDLE state would cause the device to go back to active state.

In IDLE state, the calibration will not run. If the calibration is required at all time, set F2A bit to '1'.

If no touch activity is expected, the host may set the device into SLEEP state to save power.



2 Clock setting

The STMPE1208S uses a flexible clocking system that allows the user to adjust the clock speed for optimization of power consumption.

OSC	PDIV	Clock	NDIV	Active	ldle
050				Sensor clock	
	00	1.6 MHz	0	20 kHz	100 Hz
U	00		1	10 kHz	50 Hz
	01	800 kHz	0	10 kHz	50 Hz
-	000 KI 12	1	5 kHz	25 Hz	
1.6 MHz	10	400 kHz	0	5 kHz	25 Hz
10	10		1	2.5 kHz	12.5 Hz
	44	200 kHz	0	2.5 kHz	12.5 Hz
	11 200		1	1.25 kHz	6.25 Hz

Table 3.Clocking system

The clock frequency must be set to value higher than the expected I²C frequency.



I²C interface 3

The features that are supported by the I²C interface are the following ones:

- I²C slave device
- Compliant to Philips I²C specification version 2.1
- Supports standard (up to 100 kbps) and fast (up to 400 kbps) modes.
- 7-bit and 10-bit device addressing modes
- General call
- Start/restart/stop

The address is selected by the state of 2 pins. The state of the pins is read upon reset and then the pins can be configured for normal operation. The pins have a pull-up or down to set the address. The I²C interface module allows the connected host system to access the registers in the STMPE1208S.

I²C addresses Table 4.

Table 4. I ² C addresses						
ID_1		7-bit address	7-bit address			
ו_טו	ID_0		Write	Read		
0	0	0x58	0xB0	0xB1		
0	1	0x59	0xB2	0xB3		
1	0	0x5A	0xB4	0xB5		
1	16	0x5B	0xB6	0xB7		

3.1 Start condition

A start condition is identified by a falling edge of SDATA while SCLK is stable at high state. A start condition must precede any data/command transfer. The device continuously monitors for a start condition and will not respond to any transaction unless one is encountered.

Stop condition

A stop condition is identified by a rising edge of SDATA while SCLK is stable at high state. A stop condition terminates communication between the slave device and bus master. A read command that is followed by NoAck can be followed by a stop condition to force the slave device into idle mode. When the slave device is in idle mode, it is ready to receive the next I2C transaction. A Stop condition at the end of a write command stops the write

operation to registers.

3.3 Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter releases the SDATA after sending eight bits of data. During the ninth bit, the receiver pulls



the SDATA low to acknowledge the receipt of the eight bits of data. The receiver may leave the SDATA in high state if it would to not acknowledge the receipt of the data.

3.4 Data Input

The device samples the data input on SDATA on the rising edge of the SCLK. The SDATA signal must be stable during the rising edge of SCLK and the SDATA signal must change only when SCLK is driven low.

3.5 Slave device address

The slave device address is a 7 or 10-bit address, where the least significant 3-bit are programmable. These 3-bit values will be loaded in once upon reset and after that these 3 pins no longer be needed with the exception during general call. Up to 4 STMPE1208S devices can be connected on a single I^2C bus.

3.6 Memory addressing

For the bus master to communicate to the slave device, the bus master must initiate a start condition and followed by the slave device address. Accompanying the slave device address, there is a read/bit (R/). The bit is set to 1 for read and 0 for write operation.

If a match occurs on the slave device address, the corresponding device gives an acknowledgement on the SDA during the 9th bit time. If there is no match, it deselects itself from the bus by not responding to the transaction.

	Mode	Byte	Programming sequence
	P100	0	Start, device address, $R/\overline{W} = 0$, register address to be read
			Restart, device address, $R/\overline{W} = 1$, data read, stop
Obsole	Read	≥1	If no stop is issued, the data read can be continuously performed. If the register address falls within the range that allows an address auto- increment, then the register address auto-increments internally after every byte of data being read. For those register addresses that fall within a non-incremental address range, the address will be kept static throughout the entire write operations. Refer to the memory map table for the address ranges that are auto and non-increment. An example of such a non-increment address is FIFO
		≥1	Start, device address, $R/\overline{W} = 0$, register address to be written, data write, stop
	Write		If no stop is issued, the data write can be continuously performed. If the register address falls within the range that allows address auto- increment, then the register address auto-increments internally after every byte of data being written in. For those register addresses that fall within a non-incremental address range, the address will be kept static throughout the entire write operations. Refer to the memory map table for the address ranges that are auto and non-increment.

Table 5. Operation modes




Figure 5. Read and write modes (random and sequential)




4 Power schemes


The STMPE1208S can be powered by a 2.5 V supply directly, or 3.0 - 5.5 V supply through the internal voltage regulator.

Figure 6. Power using the internal regulator



1. REG_DISABLE bit in CTRL_2 register = 0








5 Capacitive sensors


The STMPE1208S capacitive sensor is based on fully digital, impedance change detection engine that is capable of detecting very small change in capacitance.





5.1 Capacitive sensing

The STMPE1208S senses a human touch by the additional capacitance introduced to the pad (with respect to ground). This capacitance causes a delay in a clock signal on the sensing pad, and the delay in the sensing pad is compared with a reference clock and the difference is a direct representation of the additional capacitance introduced by the proximity/touch of finger.



5.2 Capacitance compensation

The STMPE1208S is capable to measuring up to 7.2 pF in capacitance difference between the reference point (Zref) and the individual channels. In the case where the PCB connection between the sensor pads and the device is too long, the "reference delay" register is able to shift the reference by up to 6.0 pF, allowing the touch channels to measure added capacitance 7.2 pF with offset of 6.0 pF, as shown in following diagram.

In case this is still not enough to compensate for the capacitance on sensor lines (due to very long sensor trace), an external capacitor of up to 30 pF can be connected at the A_Ref pin. This allows to further shift up the dynamic range of the capacitance measurement.




Figure 10. Capacitance compensation

The sensed capacitance is accessible to host through the "IMPEDANCE" registers.

5.3 Setting of TVR and EVR

The STMPE1208S uses 2 main parameters to control the sensitivity and calibration of the capacitive sensing system. TVR (touch variance) is a channel-specific value, that specifies the number of steps the sensed capacitance must be above the internal reference, to be considered a touch. Generally, this should be set as 4 - 10, but it must be bigger than EVR.

The EVR (environment variance) is a shared value that is applied to all the channels. This specifies the maximum change in capacitance that can be considered due to the shifting of the environmental factor. Generally, this should be set to 1-5, but it must be less than TVR.

Environment tracking calibration

On power up, a calibration is executed. The initial calibration takes about 150 clock cycles of sensor clock for completion. Using 5 kHz sensor clock, this would be 30 mS.

However, if any of the sensors are touched during powering up, calibration is delayed, until all sensors are untouched. In this case, the time taken for calibration, from the time when all sensors are untouched is:

2 * calibration interval + 150 * sensor clock period

Doc ID 14438 Rev 5



The STMPE1208S maintains 2 parameters for each touch channels: TVR and calibrated impedance. calibrated impedance is an internal reference of which, if the currently measured impedance exceeds the calibrated impedance by a magnitude of TVR, it is considered a touch.

If the impedance is more than the calibrated impedance, but the magnitude does not exceed calibrated impedance by TVR, it is not considered a TOUCH. In this case, 2 scenarios are possible:

- 1. Environmental changes has caused the impedance to increase
- 2. Finger is near the sensing pad, but not near enough

In case 1, the change in impedance is expected to be small, as environmental changes are normally gradual. A value "EVR" is maintained to specify the maximum impedance change that is still considered an environmental change.

Scenario	Touch sensing and calibration action
IMP>CALIBRATED IMP + TVR	Touch, no calibration
IMP>CALIBRATED IMP + EVR	No touch, no calibration
IMP <calibrated +="" imp="" td="" tvr<=""><td>No touch,</td></calibrated>	No touch,
IMP <calibrated +="" evr<="" imp="" td=""><td>new Calibrated IMP = previous</td></calibrated>	new Calibrated IMP = previous
IMP>CALIBRATED IMP	Calibrated IMP + change in IMP
IMP <calibrated imp<="" td=""><td>No touch, new alibrated IMP = new IMP</td></calibrated>	No touch, new alibrated IMP = new IMP

 Table 6.
 Calibration action under different scenarios

ETC WAIT register state a period of time of which, all touch inputs must remain "no touch" for the next calibration to be carried out.

CAL INTERVAL states the period of time between successive calibrations when there are prolonged no touch condition.

5.3.1 3-stage data filtering system

The output from the calibration unit is an instantaneous "touch" or "no touch" status. This output is directed to the filtering stage where the 2 stage noise filtering and 1 stage data filtering is applied to the touch status.






Figure 11. 3-stage data filtering system

Integration and filtering unit

Touch is sampled across a programmable period of time. The output of the integration stage would be a "strength" (in strength register) that indicates the number of times a "touch" is seen, across the integration period. The "strength" is then compared with the value in "strength threshold" register. If strength exceeds the strength threshold, this is considered a valid touch.

If required, a 2nd stage filtering feature controlled by filter period and filter threshold registers.

In data filtering stage, 3 modes of operation are supported:

AFS Mode 1: Only the touch channel with highest strength is taken

AFS Mode 2: All touch channels with strength > strength threshold is taken

AFS Mode 3: The 2 touch channels with the highest strength are selected.

These modes are selected using the feature selector register.

The final, filtered data is accessible through the touch byte register.

5.3.2 Noise filtering

When the STMPE1208S is operating in the vicinity of highly emissive circuits (DC-DC converter, PWM controller/drive etc), the sensor inputs will be affected by high-frequency noise. In this situation, the 2-stage time-integrating function could be used to distinguish between real touch, or emission-related false touch.

5.3.3 **BEEP** output

STMPE1208S is able to drive an external piezo buzzer directly with the built-in beep generator. The beep output can be programmed to varies from 1.5 kHz to 400 kHz, with period of 100 µS to 2.5 S.




5.3.4 Interrupt system

2 interrupt pins are available in STMPE1208S for different application needs.

- G_INT asserts when there are any unmasked interrupt events
- T_INT asserts when there are any touch events

Figure 12. Interrupt system



- 1. G_INT is cleared by writing to the INT CLEAR register
- 2. T_INT is cleared by reading the Touch Byte register



6 Register map and function description

This section lists and describes the registers of the STMPE1208S device, starting with a register map and then detailed descriptions of register types.

	Address	Module register	Туре	Reset value	Description
	0x00	FEATURE_SEL	R/W	0x04	Feature selection
	0x01 –0x0C	TVR 0 –11	R/W	0x08	TVR (touch variance) setting of each capacitive channel
	0x0D	EVR	R/W	0x04	EVR (enviromental variance) setting of all 12 channels
	0x0E	ETC_WAIT	R/W	0x27	Wait time for calibration
	0x0F	REF_DELAY	R/W	0x00	Value of reference delay chain
	0x10-0x1B	STRENGTH_THRES	R/W	0x01	Setting of strength threshold for each channel
	0x1C	INTEGRATION_ TIME	R/W	0x0F	Integration time for AFS mode
	0x1D	IDLE_TIME	R/W	0x0F	Period to enter IDLE mode after non-activity
	0x1E	GPIO_REG_L	R/W	0x00	Output state of I/O if configured as GPIO
	0x1F	GPIO_REG_H	R/W	0x00	Output state of I/O if configured as GPIO
	0x20	GPIO_CFG_L	R/W	0x00	To configure I/O as GPIO or direct capacitive measurement output
	0x21	GPIO_CFG_H	R/W	0x00	To configure I/O as GPIO or direct capacitive measurement output
16	0x22	GPIO_DIR_L	R/W	0x00	Direction of GPIO
)	0x23	GPIO_DIR_H	R/W	0x00	Direction of GPIO
9/6	0x24	CTRL_1	R/W	0x00	Functional control of capacitive sensing
	0x25	CTRL_2	R/W	0x00	Functional control of capacitive sensing
	0x26	INT_MASK	R/W	0x00	Mask for GINT interrupt sources
	0x27	INT_CLR	R/W	0x00	Writing this register clears the INT pending register
	0x28	BEEP_PER	R/W	0x00	Set the period of beep output
	0x29	BEEP_FREQ	R/W	0x00	Set the frequency of beep output

Table 7. Register summary map table



Table 7.	Register summary ma	p table (col	ntinuea)		
Address	Module register	Туре	Reset value	Description	
0x2A	CAL_INTERVAL	R/W	0x30	Set the interval between calibrations	
0x2B	EXT_INT_EN	R/W	0x00	Enable for GPIO interrupt	
0x2C	EXT_INT_POL	R/W	0x00	Polarity of GPIO interrupt	
0x2D	FILTER_PERIOD	R/W	0x00	Set the period for filter feature	
0x2E	FILTER_TRES	R/W	0x00	Set the threshold of filter feature	
0x50 –0x5B	STRENGHT	R	0x00	Strength recorded during each integration period in AFS mode	
0x5C0x67	CAL_IMP	R	0x00	Reference impedance of each channel after ETC calibration	
0x68 –0x73	IMP	R	0x00	Measured impedance of each channel	
0x74	STA	R	0x00	Power management mode	
0x75	TOUCH_BYTE_L	R	0x00	Touch sensing data output	
0x76	TOUCH_BYTE_H	R	0x00	Touch sensing data output	
0x77	INT_PENDING	RS	0x00	Status of GINT interrupt sources	
0x78	GPIO_IN_L	R	0x00	GPIO input states can be read here	
0x79	GPIO_IN_H	R	0x00	GPIO input states can be read here	
0xF8	CLK_SRC_INTERN	W	_		
0xF9	CLK_SRC_EXT	W	_		
0xFA	BIAS_OFF	W	_		
0xFB	BIAS_ON	W	_		
0xFB 0xFC 0xFD	WAKEUP_SLEEP	W	_		
0xFD	ENTER_SLEEP	W	_		
0xFE	COLD_RST	W	_		
0xFF	WARM_RST	W	_		

 Table 7.
 Register summary map table (continued)



FEATURE	SE	L				Feature sele	ection register
7	6	5	4	3	2	1	0
		RESERVED		AFS3	AFS2	AFS1	FILTER_EN
Address:		0x00					
Туре:		R/W					
Reset:		0x04					
Description		The feature sele RESERVED	ction reg	ister is use	d to select the A	FS mode and fi	lter enable
	[3]	AFS3: write '1' to	enable AF	S mode 3 (tv	wo strongest keys	only)	
	[2]	AFS2: write '1' to	enable AF	S mode 2 (a	II keys above three	shold)	.15)
	[1]	AFS1: write '1' to	enable AF	S mode 1 (o	ne strongest key o	only)	CL
	[0]	FILTER_EN: write				- 21	70
					AFS3 could be set n would be unpred		e time. If more than
TVR					Touc	h variance	register [0-11]
7	6	5	4	3	2	1	0
-				T	VR [6:0]		
Address:		0x01 - 0x0C			V-		
Туре:		R/W	ic				
Reset:		0x08	-112				
Description	:	Setting the TVR	betweer	n 0 - 99			
		A high TVR valu to ambient noise			•		sing its tolerance
	× 0	Each step of TV	R is equi	valent to a	capacitance of 6	0 fF	
10		Recommended	value to	TVR is 4-8.			
- GO'	[7]	Reserved					
NO -	[6:0]	TVR [6:0]					



EVR						Envi	romental va	ariance register
7	6		5	4	3	2	1	0
-					EV	r [6:0]		
Address:		0x0D						
Туре:		R/W						
Reset:		0x04						
Description	:	capacit		60 fF. Red			step of EVR is is 2-6 (EVR mi	s equivalent to a ust always be
	[7]	Reserve	ed					
	[6:0]	EVR [6:	0]					(5)
ETC_WAI	г				Envir	omental tra	cking calib	ration wait time
7	6		5	4	3	2		0
					ETC_WAIT [7	:0]		
Address:		0x0E				(cit	0	
Туре:		R/W				colo		
Reset:		0x27				5		
Description		status.	ETC wait ersist for	t time = E	TC_wait[7:0	0] *64 *clock p		turning to no-touch buch" condition out.
REFEREN	ICE_I	DELAY	00				F	Reference delay
7	6	61.	5	4	3	2	1	0
RESERVED	×C				REFERE	ENCE_DELAY		
Address:		0x0F						
Type:		R/W						
Reset:		0x00						
Description			f 60 pF. V	-	-	e = 0-128. Each d after this val		nts capacitance
	[6:0]	Valid rar Each ste	• •	7 ents capac	sitance value r this value is	•		



STRENGTH_THRES Strength threshold 6 0 7 5 4 3 2 1 STRENGTH_THRESHOLD Address: 0x10 - 0x1B R/W Type: **Reset:** 0x01 **Description:** Setting threshold to be used in AFS mode to determin a valid touch. [7:0] Strength_threshold Integration time register INTEGRATION_TIME 0 6 2 7 5 4 3 INTEGRATION_TIME oleteP Address: 0x1C R/W Type: **Reset:** 0x0F **Description:** Integration time in AFS mode. [7:0] Integration_time: Total period of integration = sensor clock period * integration time [7:0] IDLE_TIME Idle time register 6 3 2 1 0 IDLE_TIME Address: 0x1D R/W Type: 0x0F **Reset: Description:** The device enters in idle state if there is not touch detected for a period equal to idle time [7:0] * 5000 * clock_sensor_period. [7:0] IDLE_TIME



GPIO_ST	A_L					GPIO st	ate register L
7	6	5	4	3	2	1	0
IO-7	IO-6	IO-5	IO-4	IO-3	IO-2	IO-1	IO-0
Address:	0×	:1E					
Туре:	R/	W					
Reset:	0×	:00					
Descriptio	re	gister), the	oits in this r	egister wou	GPIO_CFG regis Ild determine the GPIOs 0 - 7.		
GPIO ST	АН					GPIO st	ate register H

GPIO_STA_	н					GPIO sta	ite register H
7	6	5	4	3	2	1	C o
	RESERVE	D		IO-11	IO-10	IO-9	IO-8
Address:	0x1F					0100	
Туре:	R/W				~0		
Reset:	0x00				1erc		
Description:	registe	er), the b	its in this r	egister wou	GPIO_CFG regis Id determine the GPIOs 8 - 11.		
				-	G		tion register

GPIO_C	FG_L		15		GPIO configuration registe			
7	6	5	4	3	2	1	0	
IO-7	IO-6	IO-5	10-4	IO-3	IO-2	IO-1	IO-0	
Address:	0:	(20 00)						
_								
Туре:	R	W						
Type: Reset:		(VV (00						
Reset:	0) 0) 0) 0)	(00			register sets the	e corresponding	DIO as GPIO.	
	0: 0: 0: 0: 0: 0: 0: 0: 0: 0: 0: 0: 0: 0	k00 /riting '1' in t			-	e corresponding PIO configura		
Reset: Descriptio	0: 0: 0: 0: 0: 0: 0: 0: 0: 0: 0: 0: 0: 0	k00 /riting '1' in t			-			

Address:	0.721
Туре:	R/W
Reset:	0x00
Description:	Writing '1' in this GPIO configuration register sets the corresponding DIO as GPIO. Applicable for GPIOs 8-11.



GPIO_DIR_	L					GPIO dire	ction regist
7	6	5	4	3	2	1	0
IO-7	IO-6	IO-5	IO-4	IO-3	IO-2	IO-1	IO-0
Address:	0	x22					
Гуре:	F	/W					
Reset:	0	x00					
Description:					rresponding GPIC) as output. Appli		
GPIO_DIR_	H					GPIO dire	ction regist
7	6	5	4	3	2	1	S
	RE	SERVED		IO-11	IO-10	IO-9	IO-8
Address:	0	x23				0	.
Гуре:	F	/W				010	
Reset:	0	x00			× C,		
Description:					responding GPIC as output. Appli		
		U	•	•			
CTRL_1				OX) _	Con	trol registe
CTRL_1	6	5	4	3	2	Con	trol registe
	6 F2A		4	3 NDIV	2 HDC_U		trol register
7	F2A					1	0
7 - Address:	F2A O	PDIV				1	0
7 - Address: Type:	F2A O F	PDIV x24				1	0
7 Address: Type: Reset:	F2A 0 F	PDIV x24 X/W	/[1:0]			1	0
7 Address: Type: Reset: Description:	F2A 0 F	x24 3/W x00	/[1:0]			1	0
7 Address: Type: Reset: Description:	F2A 0 F	x24 A/W x00 Control registe	/[1:0]			1	0
7 Address: Type: Reset:	F2A 0 F 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	x24 A/W x00 Control register eserved 2A:	v[1:0] er. e the device	NDIV	HDC_U ve mode at all time	1 HDC_C	0 HOLD_C
7 Address: Type: Reset: Description:	F2A 0 F 0 C [7] F [6] F V s [5:4] P	PDIV x24 a/W x00 control registe eserved 2A: /rite '1' to force tability, this bit DIV[1:0]:	er. e the device must be set	to stay in acti to '1' at all tin	HDC_U ve mode at all time	1 HDC_C	0 HOLD_C
7 Address: Type: Reset: Description:	F2A 0 F 0 (7) F (6) F V s (5:4) P (5:4)	PDIV x24 a/W x00 control registe deserved 2A: /rite '1' to force tability, this bit DIV[1:0]: 00' : System cle	/[1:0] er. e the device must be set pock = 1.6MH	NDIV to stay in acti to '1' at all tin	HDC_U ve mode at all time	1 HDC_C	0 HOLD_C
7 Address: Type: Reset: Description:	F2A 0 F 0 [7] F [6] F V S [5:4] P 'C 'C	PDIV x24 a/W x00 control registe eserved 2A: /rite '1' to force tability, this bit DIV[1:0]: 0' : System cle 01' : System cle	$\frac{7[1:0]}{2}$ er. e the device must be set pock = 1.6MH pock = 800KH	NDIV to stay in acti to '1' at all tin Iz Iz	HDC_U ve mode at all time	1 HDC_C	0 HOLD_C
7 Address: Type: Reset: Description:	F2A 0 F 0 C [7] F [6] F V s [5:4] P 'C 'C 'C	PDIV x24 a/W x00 control registe deserved 2A: /rite '1' to force tability, this bit DIV[1:0]: 00' : System cle	r[1:0] er. e the device must be set pock = 1.6MH pock = 800KH pock = 400KH	NDIV to stay in acti to '1' at all tin Iz Iz Iz	HDC_U ve mode at all time	1 HDC_C	0 HOLD_C
7 Address: Type: Reset: Description:	F2A 0 F 0 C [7] F [6] F V s [5:4] P 'C 'C 'C	PDIV x24 a/W x00 control register eserved 2A: /rite '1' to force tability, this bit DIV[1:0]: 00' : System cle 01' : System cle 0' : System cle 1' : System cle	r[1:0] er. e the device must be set pock = 1.6MH pock = 800KH pock = 400KH	NDIV to stay in acti to '1' at all tin Iz Iz Iz	HDC_U ve mode at all time	1 HDC_C	0 HOLD_C
7 Address: Type: Reset: Description:	F2A 0 F 0 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	PDIV x24 3/W x00 control register eserved 2A: /rite '1' to force tability, this bit DIV[1:0]: 0' : System cle 0' : System cle 1' : System cle	r([1:0] er. e the device must be set pock = 1.6MH pock = 800KH pock = 400KH pock = 200KH pock = 200KH	NDIV to stay in acti to '1' at all tin Iz Iz Iz Iz	HDC_U ve mode at all time	1 HDC_C	0 HOLD_C
7 Address: Type: Reset: Description:	F2A 0 F 0 (7) [7] [6] [6] [5:4] [5:4] [5:4] [3] [3] [3] [3] [3] [5] [5] [3] [5] [5] [5] [5] [5] [5] [5] [5] [5] [5	PDIV x24 a/W x00 control register eserved 2A: /rite '1' to force tability, this bit DIV[1:0]: 0' : System cle 0' : System cle 0' : System cle 1' : System cle 1' : System cle 1' : System cle	r(1:0] er. e the device must be set ock = 1.6MH ock = 800KH ock = 400KH ock = 200KH ock = 200KH	NDIV to stay in acti to '1' at all tin Iz Iz Iz Iz Iz Iz	HDC_U ve mode at all time	1 HDC_C	0 HOLD_C



[2] HDC_U:

Unconditional host driven calibration. Executes an unconditional calibration. This is valid only if "Hold C" bit is set, and device in Active mode. Reads '0' when calibration is completed.

- [1] HDC_C:
 - Conditional host driven calibration. Executes a calibration if no touch is being sensed.
- [0] HOLD_C:
 - '0' for auto-calibration mode
 - '1' disables auto-calibration



obsolete Producils). Obsolete Producils

Register map and function description

CTRL_2						Con	trol register
7	6	5	4	3	2	1	0
	F	RESERVED		REGD	SCD	BEEP_ON	INT_POL
Address:		0x25					
Гуре:		R/W					
Reset:		0x00					
Description:		Control register	r.				
[7	7:4]	Reserved					
	[3]	REGD: '0' to enable inter '1' to disable	rnal regulat	tor (default)	psolete		-(5)
	[2]	SCD: Sensor clo Write '1' to disab		lock.		-91	JCcc
	[1]	BEEP_EN: '1' to enable bee	p output			Pro	
	[0]	INT_POL: Interru	upt polarity		i ate		
		'0' for rising edge					
		'1' for falling edge	5		5		
NT_MASK				O		Ir	nterrupt ma
7	6	5	4	3	2	1	0
-	EOC	EINT	*(5	-	I2A	A2I	TOUCH
Address:		0x26	G				
Туре:		R/W					
Reset:	4	0x08					
Description:	0	Writing '1' to th	is register	disables th	e corresponding	interrupt source	э.
76,	[7]	Reserved					
SOLO	[6]	EOC:					
05		End of calibration	٦.				
	[5]	EINT: EINT interrupt so	ources (GP	IO input) cha	naes		
[4	1:31	Reserved			nges.		
L	-	I2A:					
		SLEEP to active	transition				
		A 01-					
	[1]	Active to idle trar	nsition				



7	6	5	4	3	2	1	0
-	EOC	EINT		-	I2A	A2I	TOUCH
ddress:		0x27					
уре:							
Reset:		0x00					
Description					ENDING registe	er is set, system DING register.	software must
		Reserved	- 3			•	
	[6]	EOC: End of calibratio	n.				*(5)
	[5]	EINT: EINT interrupt se	ources (GPI	O input) cha	nges.	Prodi	JC.
	[4:3]	Reserved				0	
	[2]	I2A: Sleep to active t	ransition		i de	3	
	[1]	A2I: Active to idle tra	nsition		5016		
	[0]	Touch: Touch detect.		Ο ^ν			
BEEP_PE	ERIOD)	415				Beep perio
7	6	5	4	3	2	1	0
				BEEP_PERIOD	0 [7:0]		
Address:		0x28					
уре:	×C	R/W					
Reset:	3	0x00					
escription	า:	Beep period					
	[7:0]	Beep_period: Period = beep p	eriod [7:0] *	8* system cl	ock period		
		System clock pe Period of beep (Period of beep (min) = 0.62	5 µs * 8* 1 =		lz)	



7	6	5		4	3	2	1	0
				E	BEEP_FREQUEN	CY[7:0]		
Address:		0x29						
Гуре:		R/W						
Reset:		0x00						
Description:		Beep frequ	uency	in kHz =	system cloc	k/(beep freque	ncy [7:0]*2)+2)	
	[7:0]	Beep_frequ Min Freq = 2 Max Freq =	200 kl					(5)
CAL_INTE	RVA	L					Calibra	tion interv
7	6	5		4	3	2	200	0
					INTERVAL[7:	0]		
Address:		0x2A				ott	5	
Гуре:		R/W				soleth		
Reset:		0x30				5		
Description:		Calibration	inter	val				
-	[7:0]	Interval:			= Calibration	Interval [7:0] * se	ensor clock period *	50
-		Interval:			= Calibration		ensor clock period *	
-		Interval:			= Calibration			
EXT_INT_E	EN	Interval: Interval betw		calibration		Externa	l interrupt en	able regist
EXT_INT_E 7 10-7	EN 6	Interval: Interval betv		calibration	3	Externa 2	Il interrupt ena	able registo º
EXT_INT_E 7 10-7 Address:	EN 6	Interval: Interval betv 5 IO-5		calibration	3	Externa 2	Il interrupt ena	able registo º
EXT_INT_E 7 10-7 Address: Type:	EN 6	Interval: Interval betv 5 IO-5 0x2B		calibration	3	Externa 2	Il interrupt ena	able registo º
EXT_INT_E	EN 6	Interval: Interval betv 5 10-5 0x2B R/W	ween	4 IO-4	3 IO-3	Externa 2	Il interrupt ena	able registo º



7	6	5	4	3	2	1	0
IO-7	IO-6	IO-5	IO-4	IO-3	IO-2	IO-1	IO-0
Address:	0x2	2B					
Туре:	R/V	v					
Reset:	0x0	00					
Description	: Pola	arity of GPIC	D interrupt.				
	ʻ0' _I	positive ed	ge on extei	rnal interrup	t input sets GIN	T.	
	ʻ1' i	negative e	dge on exte	ernal interru	pt input sets GIN	IT.	
							19
						11	Cr.
						0,	
						010	
					<u> 16,</u>		
					S		
				O			
				-	t input sets GIN pt input sets GIN		
			, S				
		21	C'				
		[*] O _O ,					
	9						
	×0`						
26	5						
S							



FILTER_PE	RIO	D								Filter	perio
7	6		5	4	3		2		1)
					FILTER_F	PERIOD[7:0]					
Address:		0x2D									
Гуре:		R/W									
Reset:		0x00									
Description:		Filter pe	eriod.								
I		AFS touch a "touch	al filter to ch output status" is	is monit detecte	ored for fi d, an inter		[7:0] time counter" i			time. For e	
FILTER_TH	RES)						à	Filter thr	esho
				4	0		0	0	$\langle O \rangle$		
7	6		5	4	3 FILTER_T	HRESHOLD	2	X	VI)
		005					10	C			
Address:		0x2E				C	0/0				
Гуре:		R/W				-10-					
Reset:		0x00									
Description:			reshold.								
		has occu Note: I ² (nal "filter o urred. C writes to	o this reg	gister will i		nowledge			ine if a valid g as l ² C timi	
STRENGTH	0	X i								St	reng
7	0	6	5		4	3		2	1		0
<u> </u>		0	5			ENGTH		۷	1		0
Address:		0x50 - 5	B								
Гуре:		R	-								
Reset:		0x00									
Description:		Counts								ed referent tegration ti	
Description.		impeda			e gi e i e e i			-			



	_IMPEDA	Ca	librated i	mpedanc			
7	6	5	4	3	2	1	0
• • • • • • • • • •	0	~~	CAL_IMPE	DANCE			
Address: -	0x5C - 0x6	57					
Гуре:	R						
Reset:	0x00						
Description: [7:0	Calibrated CAL_IMPE Calibrated	DANCE:	-	: 128 - CAL.I	mpedance[7:0	J.	
MPEDANCE						l	mpedanc
7	6	5	4	3	2	1	0
			IMPEDA	NCE		0	
Address:	0x68 - 0x7	' 3			21		
Гуре:	R				×C		
Reset:	0x00				Sr		
Description:	Impedance sensing pi		tantaneous ir	npedance va	alue seen at th	e input pin o	of each cap
[7:0] Impedance		5)				
STATUS	Currently se		Jance			Statu	us registe
7	6	5	4	3	2	1	0
			RESERVED				IDLE
Address:	0x74						
Гуре:	R						
Reset:	0x00						
Applicability:							
Description:	IDLE: Rea mode	ds '1' if de	vice is curren	tly in IDLE m	node, reads '0'	if device is	not in IDLE
[7:6]] RESERVE	D					
[0] IDLE: Currently se	ensed impe	dance				



TOUCH_B	/TE_L					То	uch byte L		
7	6	5	4	3	2	1	0		
CH7	CH6	CH5	CH4	СНЗ	CH2	CH1	CH0		
Address:	0x75								
Туре:	R								
Reset:	0x00								
Description:	tion: CH n: Reads the touch status of channel n (n=0-7). If the key is touched (Impedance > calibrated impedance + TVR), the corresponding bit in this register will read '1'. Reading touch_byte_I and touch_byte_h will clear the TINT assertion.								

TOUCH_BYTE	_H					Τοι	uch byte H
7	6	5	4	3	2	1	0
	RESERVED)		CH11	CH10	CH9	CH8
Address:	0x76				0	$\langle O^{\circ}$	
Туре:	R				. C. Y		
Reset:	0x00				SI		
Description:	> calibrate	d impedan	ce + TVR), t		nding bit in thi	ey is touched s register will assertion.	
[7:4]	RESERVED)					
[3]	CH11:	. ((S				
[2]	CH10:	Ĵ.					
[1]	CH9:						
	CH8:						
bsolete							



INT_PENDING					Interru	pt pending
7	6 5	4	3	2	1	0
	RESERVED		EOC	I2A	A21	TOUCH
Address:	0x77					
Туре:	R					
Reset:	0x00					
Description:	This register refl occurrence of ar hardware.		esponding bit	in this registe	er will be set	to '1' by the
[7:4]	Reserved					*(5)
[3]	EOC: End of calibration				dul	
[2]	I2A: Sleep to active tra	nsition		R	$\langle 0^{\circ}$	
[1]	A21: Active to sleeptrar	nsition	2	ete		
[0]	Touch: Touch detect	C	psu	eteP		
GPIO_IN_L				PIO input		
Address:	0x79	*(5)				
Туре:	R	311				
Reset:	0x0					
Description:	Reads the curre	nt logical level of	correspondi	ng DIO if it is	set as GPIO	input.
×0						
GPIO_IN_H			GF	PIO input s	tate (high	er) register
Address:	0x7A					
Туре:	R					
Reset:	0x00					
Description:	Reads the curre					




7 Command registers

The command registers do not have a data field. The device carries out a predetermined operation upon receiving a write access to these address offset. However, a dummy data-phase is used to complete the l^2C transaction.

Command	Operation
0xF8 CLK_SRC_INTERNAL	Use internal OSC as clock source
0xF9 CLK_SRC_EXTERNAL	Use TCLK pin as clock source
0xFA BIAS_OFF	Turns OFF biasing for internal LDO When external supply is used for V25, turning OFF the biasing for internal LDO reduces current consumption
0xFB BIAS_ON	Turns ON biasing for internal LDO
0xFC Wake up	Exits from sleep and enters active mode
0xFD Enter sleep	Enter sleep mode
0xFE Cold reset	Resets all states and registers
0xFF Warm reset	Resets internal state machines, register values remain the same NOTE: I ² C WRITE TO THIS REGISTER WILL NOT BE ACKNOWLEDGED. However as long as I ² C timing is followed, the writing to this register will work correctly
eteprodus	

Table 8. Command registers










Figure 14. Software interface (T_INT based)



8 Maximum rating

Stressing the device above the rating listed in the "Absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only, and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter		Value		Unit
Symbol	Farameter	Min	Тур	Max	
Vph	Power supply	3.0	-	5.5	P v
V25	Power supply	2.15		2.90	V
V _{IN}	Digital input	-0.3		V _{PH} +0.3	V
Τ _J	Operating temperature	-40		85	°C
Τ _S	Storage temperature	-55	-	95	°C
ESD	HBM on capacitive sensor pins	6,	7	-	kV

Table 9.	Absolute	maximum	ratings
	/10001010	maximam	raingo

8.1 Recommended operating conditions

Table 10. Recommended operating conditions

	Symbol	Parameter		Value		Unit
	Symbol	Falameter	Min	Тур	Max	Unit
	Vph	Power supply	3.0	-	5.5	V
	V25	Power supply	2.25	2.5	2.75	V
	(G)	Operating temperature	-40	25	85	°C
Obsole						



9 Electrical specifications

Symbol	Parameter	Test condition		Value		Unit
Symbol	Parameter	rest condition	Min	Тур	Max	Unit
I _{out}	GPIO driving current	Vout = 0.75*VPH	-	-	2	mA
I _{active}	Active current	Touch present	-	98	160	μA
I _{idle}	Idle current	No-touch	-	60	80	μA
I _{sleep}	Sleep current	Sleep mode	-	0.1	1	μA
V _{IL}	Digital input low		-	-	1.0	V
V _{IH}	Digital input high		0.7Vph	-	(Cr)	V
V _{OL}	Digital output low		-		1.0	V
V _{OH}	Digital output high		Vph-0.5	0	-	V
I _{out}	GPIO drive current		X	-	2	mA
l _{in}	GPIO sink current	Total sink current on all GPIOs (80 mA		-	10	mA
I _{leakage}	Input leakage	V _{IN} = 5.5 V V _{PH} = 5.5 V	-	0.2	2	μA
*eP	roducils					
Sto						

Table 11. DC electrical characteristics (-40 -85 °C unless otherwise stated)



10 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

1	Symbol		Millimeters	
	Symbol	Min	Тур	Max
	А	0.80	0.85	0.90
	A1	0.00	-	0.05
	A3		-0.203 ref	40-
	b	0.15	0.20	0.25
	D		5.00 BSC	
	E		5.00 BSC	
	D2	3.70	3.80	3.90
	E2	3.70	3.80	3.90
	е	OY	0.40 BSC	
	L	0.30	0.35	0.40
	L1	(5) -	-	0.10
	Р		45° BSC	-
	aaa	-	0.15	-
psole	ccc	-	0.10	-

Table 12. QFN40 (5 x 5 mm) mechanical data








Figure 15. QFN40 (5 x 5 mm) package outline

Doc ID 14438 Rev 5




57









Doc ID 14438 Rev 5





Figure 18. QFN40 tape information







11 Revision history

Date	Revision	Changes
14-Feb-2008	1	Initial release.
04-Jun-2008	2	Modified title in cover page and ETC_WAIT register description. Updated: <i>Table 5: Operation modes on page 12</i> Added <i>Figure 16: QFN40 recommended footprint without ground page</i> <i>VIA on page 43</i> .
18-Jul-2008	3	Document status promoted from preliminary data to datasheet. Modified: Beep_period and beep_frequency registers description, HBM ESD protection value, <i>Table 2: Pin assignments and</i> <i>description on page 6</i> and <i>Chapter 10: Package mechanical data on</i> <i>page 41.</i> Updated: Section 8: Maximum rating on page 39 and Section 9: Electrical specifications on page 40.
26-May-2008	4	Modified: Table 9 and Table 10.
	_	Modified: title, operating voltage in the features and power supply
18-Dec-2009	5	values in <i>Table 9</i> and <i>Table 10</i> .
18-Dec-2009		values in <i>Table 9</i> and <i>Table 10</i> .

Table 13. Document revision history



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 14438 Rev 5

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Capacitive Touch Sensors category:

Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below :

CP8186AT LC717A10AJ-AH CP7709DT AT42QT1012-MAH AT42QT1110-MZ SMBTASK3KIT6 LC717A10AR-NH MCP2036T-I/MG CP3155T CAP1166-1-CZC-TR CM12-08EBP-KW1 CR12CN04DPO-E2 CR30SCF10ATO CR30SCF10DPO BCS M30BBI2-PSC15D-S04K CA30CAF16PAM1 VC12RN230 XT130B1FBL2 FDC1004DGSR FDC1004DGST CR18SCF05DPO CR30CN15DPO-E2 VC12RT23010M CDWM3020ZPM CPT212B-A01-GM D11SN6FP 17-8421-226 VC12RN924 AT42QT1050-MMH AT42QT1050-MMHR AT42QT1110-AU AT42QT1244-AU AT42QT1244-AU AT42QT1481-AUR OTBA5L OTBVR81LQD PBCL22T QS18VN6DB SM31RDLBQD AT42QT1111-MU AT42QT2100-MUR AT42QT2120-MMHR VTBN6LQ MTCH6102-IMV CAP1128-1-BP-TR CA30CAF16PA STMPE16M31QTR STMPE16M31PXQTR STM8T143-EVAL XT230A1PAL2