

STMPE321


3-channel capacitive touchkey controller

Features

- Up to 3 GPIOs
- Up to 3 capacitive touchkey inputs
- Operating voltage 1.65 1.95 V
- Interrupt output pin
- I²C interface (1.8 V operation, 3.3 V tolerant)
- 8 kV HBM ESD protection
- 40 fF resolution, 128-step capacitance measurement
- Advanced data filtering (AFS)
- Environment tracking calibration (ETC)
- Individually adjustable touch variance (TVR) settings for all channels
- Adjustable environmental variance (EVR) for optimal calibration
- Capacitive key sensing capability in 27 µA sleep mode

Applications

- Mobile phones and smartphones
- Portable media players
- Game consoles



Description

The STMPE321 is a 3-channel capacitive touchkey controller. Capacitance measurement is implemented in fully optimized hardware.

All 3 I/Os can be configured via an I^2C bus to function as either capacitive touchkey, or as GPIOs (general purpose I/O).

Table 1.Device summary

Order code	Package	Packing	
STMPE321QTR	QFN12 (2.2 x 1.5 mm)	Tape and reel	

Contents

1	STMF	PE321 functional overview
	1.1	STMPE321 block diagram 3
	1.2	Pin assignment and function 4
	1.3	STMPE321 typical application 5
2	Capa	citance compensation6
	2.1	Calibration algorithm
		2.1.1 Noise filtering
		2.1.2 Data filtering
	2.2	Power management
3	I ² C in	terface
4	Regis	ster map and function description
5	Syste	em and identification registers 14
6	Interr	upt controller module 17
7	GPIO	controller 22
8	Capa	citive touch module registers24
9	Maxir	num rating
10	Electi	rical specifications
	10.1	Capacitive sensing characteristics
11	Packa	age mechanical data 35
12	Revis	ion history




1 STMPE321 functional overview

The STMPE321 consists of the following blocks:

- GPIO controller
- Impedance sensor
- Touchkey controller
- I²C interface

1.1 STMPE321 block diagram





1.2 Pin assignment and function

Figure 2. QFN12 pin assignment (top view)





Table 2.Pin assignment and function


Pin number Pin name		Description
1	GPIO_2 / touch 2	GPIO 2
2	GPIO_1 / touch 1	GPIO 1
3	GPIO_0 / touch 0	GPIO 0
4	NC	-
5	SDA	I ² C data
6	SCL	I ² C clock
7	GND	GND
8	VCC	Supply voltage
9	ARef	Reference capacitor for touch sensor
10	NC	-
12 BST		INT output (open drain)
		RESET (active low) This pin is internally pulled up to V _{CC}



1.3 STMPE321 typical application

The STMPE321 is capable of supporting capacitive sensors of up to 3 channels.







2 Capacitance compensation

The STMPE321 is capable to measuring up to 5.1pF in capacitance difference between the reference point (Zref) and the individual channels. In the case where PCB connection between the sensor pads and the device is too long, the "REFERENCE DELAY" register is able to shift the reference by up to 5.1pF, allowing the TOUCH channels to measure added capacitance 5.1pF with offset of 5.1pF, as shown in following diagram.

In the case where this is still not enough to compensate for the capacitance on sensor lines (due to very long sensor trace), an external capacitor of up to 30 pF could be connected at the A_Ref pin.

This would further shift up the dynamic range of the capacitance measurement.




Figure 4. Capacitance compensation

The sensed capacitance is accessible to the host through the IMPEDANCE registers.



2.1 Calibration algorithm

The STMPE321 maintains 2 parameters for each touch channel: TVR and CALIBRATED IMPEDANCE. CALIBRATED IMPEDANCE is an internal reference which, if the currently measured IMPEDANCE exceeds the CALIBRATED IMPEDANCE by a magnitude of TVR, is considered a "TOUCH".

If the IMPEDANCE is higher than the CALIBRATED IMPEDANCE, but the magnitude does not exceed CALIBRATED IMPEDANCE by TVR, it is not considered a TOUCH. In this case, 2 scenarios are possible:

- 1. Environmental changes have caused the IMPEDANCE to increase
- 2. Finger is near the sensing pad, but not near enough

In case 1, the change in IMPEDANCE is expected to be small, as environmental changes are normally gradual. A value "EVR" is maintained to specify the maximum IMPEDANCE change that is still considered an environmental change.

Table 3.	Calibration action under different scenarios
----------	--

Scenario	Touch sensing and calibration action		
IMP>CALIBRATED IMP + TVR	TOUCH, no calibration		
IMP <calibrated +="" imp="" td="" tvr<=""><td>NO TOUCH,</td></calibrated>	NO TOUCH,		
IMP>CALIBRATED IMP + EVR	no calibration		
IMP <calibrated +="" imp="" td="" tvr<=""><td>NO TOUCH,</td></calibrated>	NO TOUCH,		
IMP <calibrated +="" evr<="" imp="" td=""><td>new CALIBRATED IMP = previous CALIBRATED</td></calibrated>	new CALIBRATED IMP = previous CALIBRATED		
IMP>CALIBRATED IMP	IMP + change in IMP		
IMP>CALIBRATED IMP	CALIBRATED IMP + change in IMP		
IMP <calibrated imp<="" td=""><td>NO TOUCH, new CALIBRATED IMP = new IMP</td></calibrated>	NO TOUCH, new CALIBRATED IMP = new IMP		

'IMP' and 'CALIBRATED IMP' used in this table is not the direct register read-out.

IMP = 127 - impedance register readout

CALIBRATED IMP = 127 - calibrated impedance register readout.

The ETC WAIT register states a period of time for which all TOUCH inputs must remain "NO TOUCH" for the next calibration to be carried out.

The CAL INTERVAL states the period of time between successive calibrations when there are prolonged NO TOUCH conditions.



2.1.1 Noise filtering

When the STMPE321 is operating in the vicinity of highly emissive circuits (DC-DC converters, PWM controllers/drives etc.), the sensor inputs can be affected by high-frequency noise. In this situation, the time-integrating function can be used to distinguish between a real touch, or an emission-related false touch.

The INTEGRATION TIME and STRENGTH THRES registers are used to configure the timeintegrating function of the STMPE321.

2.1.2 Data filtering

The output from the calibration unit provides an instantaneous TOUCH or NO TOUCH status. This output is directed to the filtering stage where the TOUCH is integrated across a programmable period of time. The output of the integration stage is a "STRENGTH" (in the STRENGTH register) that indicates the number of times a TOUCH is detected across the integration period.

The STRENGTH is then compared to the value in STRENGTH THRESHOLD register. If STRENGTH exceeds the STRENGTH THRESHOLD, it is considered a final, filtered TOUCH status.

In the data filtering stage, 3 modes of operation are supported:

Mode 1: Only the touch channel with highest STRENGTH is taken

Mode 2: All touch channels with STRENGTH > STRENGTH THRESHOLD are taken


Mode 3: The 2 touch channels with the highest STRENGTH are taken.


These modes are selected using the FEATURE SELECTOR register. The final, filtered data is accessible through the Touch Byte register.



2.2 Power management

The STMPE321 operates in 3 states, as described below:





On RESET, the STMPE321 enters the ACTIVE state immediately.

Upon a fixed period of inactivity, the device enters a SLEEP state. Any touch activity occurring during a SLEEP state causes the device to return to an ACTIVE state.

In SLEEP mode:

-Calibration continues if the F2A bit is set in the CONTROL register

-Calibration stops if the F2A bit is NOT set in the CONTROL register

If no touch activity is expected, the host may set the device to a HIBERNATE state to save power.

If any key is touched and held, the I²C command to enter SLEEP or HIBERNATE is put on hold until the key is released.



3 I²C interface

The following features are supported by the I²C interface:

- I²C slave device
- Compliance with Philips I²C specification version 2.1
- Standard (up to 100 kbps) and fast (up to 400 kbps) modes.
- 7-bit and 10-bit device addressing modes
- General call
- Start/Restart/Stop
- I²C address is 0x58 (0xB0/0xB1 for write/read, including the LSB)

Start condition

A Start condition is identified by a falling edge of SDATA while SCLK is stable at high state. A Start condition must precede any data/command transfer. The device continuously monitors for a Start condition and does not respond to any transaction unless one is encountered.

Stop condition

A Stop condition is identified by a rising edge of SDATA while SCLK is stable at high state. A Stop condition terminates communication between the slave device and bus master. A read command that is followed by NoAck can be followed by a Stop condition to force the slave device into idle mode. When the slave device is in idle mode, it is ready to receive the next I²C transaction. A Stop condition at the end of a write command stops the write operation to the registers.

Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter releases the SDATA after sending eight bits of data. During the ninth bit, the receiver pulls the SDATA low to acknowledge the receipt of the eight bits of data. The receiver may leave the SDATA in high state if it does not acknowledge the receipt of the data.

Data Input

The device samples the data input on SDATA on the rising edge of the SCLK. The SDATA signal must be stable during the rising edge of SCLK and the SDATA signal must change only when SCLK is driven low.

Memory addressing

For the bus master to communicate to the slave device, the bus master must initiate a Start condition, followed by the slave device address. Accompanying the slave device address, there is a Read/WRITE bit (R/W). The bit is set to 1 for a read operation, and 0 for a write operation.


If a match occurs on the slave device address, the corresponding device gives an acknowledgement on the SDA during the 9th bit time. If there is no match, it deselects itself from the bus by not responding to the transaction.



Mode	Byte	Programming sequence
		Start, Device address, $R/\overline{W} = 0$, Register address to be read
		Restart, Device address, $R/\overline{W} = 1$, Data Read, STOP
Read	≥1	If no Stop is issued, the Data Read can be continuously performed. If the register address falls within the range that allows an address auto- increment, then the register address auto-increments internally after every byte of data being read. For those register addresses that fall within a non-incremental address range, the address is kept static throughout the entire write operations. Refer to the memory map table for the address ranges that are auto and non-increment. An example of such a non-increment address is FIFO.
	≥1	Start, Device address, $R/\overline{W} = 0$, Register address to be written, Data Write, Stop
Write		If no Stop is issued, the Data Write can be continuously performed. If the register address falls within the range that allows address auto- increment, then the register address auto-increments internally after every byte of data being written in. For those register addresses that fall within a non-incremental address range, the address is kept static throughout the entire write operations. Refer to the memory map table for the address ranges that are auto and non-increment.

Table 4.Operation modes





4 Register map and function description

This section lists and describes the registers in the STMPE321 device starting with a register map, and then provides detailed descriptions of the register types.

Address	Register name	Bit	Туре	Reset value	Function
0x00	CHIP_ID_0	8	R	0x03	Device identification
0x01	0x01 CHIP_ID_1		R	0x21	Device identification
0x02	ID_VER	8	R	0x03	Revision number
0x03	SYS_CFG_1	8	R/W	0x00	System configuration 1
0x04	SYS_CFG_2	8	R/W	0xEF	System configuration 2
0x08	INT_CTRL	8	R/W	0x01	Interrupt control register
0x09	INT_EN	8	R/W	0x01	Interrupt enable register
0x0A	INT_STA	8	R	0x09	Interrupt status register
0x0B	GPIO_INT_EN_lsb	8	R/W	0x00	GPIO interrupt enable register
0x0C	GPIO_INT_EN_msb	8	R/W	0x00	GPIO interrupt enable register
0x0D	GPIO_INT_STA_lsb	8	R/W	0x00	GPIO interrupt status register
0x0E	GPIO_INT_STA_msb	8	R/W	0x00	GPIO interrupt status register
0x10	GPIO_MR	8	R/W	0x00	GPIO monitor pin
0x12	GPIO_SET	8	R/W	0x00	GPIO set pin state register
0x14	GPIO_DIR	8	R/W	0x00	GPIO set pin direction register
0x16	GPIO_FUNCT	8	R/W	0x00	GPIO function register
0x18	TOUCH_FIFO	64	R	0x00	Fifo access for touch data buffer
0x20	FEATURE_SEL	8	R/W	0x04	Feature selection
0x21	ETC_WAIT	8	R/W	0x27	Wait time
0x22	CAL_INTERVAL	8	R/W	0x30	Calibration interval
0x23	INTEGRATION_ TIME	8	R/W	0x0F	Integration time
0x25	CTRL	8	R/W	0x00	Control
0x26	INT_MASK	8	R/W	0x08	Interrupt mask
0x27	INT_CLR	8	R/W	0x00	Interrupt clear
0x28	FILTER_PERIOD	8	R/W	0x00	Filter period
0x29	FILTER_THRESHOLD	8	R/W	0x00	Filter threshold
0x2A	REF_DLY	8	R/W	0x00	Reference delay
0x30 - 0x32			Touch variance setting		
0x40	EVR	8	R/W	0x04	Environmental variance

Table 5.Register summary map table



Address	Address Register name		Туре	Reset value	Function
0x50-0x52	STRENGTH_THRES [0-2]	8	R/W	0x01	Setting of strength threshold for each channel
0x60 - 0x62	STRENGTH [0-2]	8	R	0x00	Strength
0x70 - 0x72	CAL_IMPEDANCE [0-2]	8	R	0x00	Calibrated impedance
0x80 - 0x82	IMPEDANCE [0-2]	8	R	0x00	Impedance
0x92	INT_PENDING	8	R/W	0x00	Status of GINT interrupt sources

 Table 5.
 Register summary map table (continued)



5 System and identification registers

Address	Register name	Bit	Туре	Reset	Function		
0x00	CHIP_ID_0	8	R	0x03	Device identification		
0x01	CHIP_ID_1	8	R	0x21	Device identification		
0x02	ID_VER	8	R	0x03	Revision number		
0x03	SYS_CFG_1	8	R/W	0x00	System configuration 1		
0x04	SYS_CFG_2	8	R/W	0xEF	System configuration 2		

Table 6.System and identification registers map

CHIP_ID_x

Device identification

Address:	0x00, 0x01
Туре:	R
Reset:	0x03, 0x21
Description:	16(8+8)-bit device identification



ID_VER

Address:	0x02
Туре:	R
Reset:	0x03
Description:	8-bit revision number

SYS_CFG_1

System configuration 1

Revision number

7	6	5	4	3	2	1	0
	RESERVED			SLEEP	WARM_RESET	SOFT_RESET	HIBERNATE
Address: 0x03							
Type: R/W Reset: 0x00							
Description: The reset control register			ol register	r enables th	e reset of the de	vice	
[7:4] RESERVED[3] SLEEP: Write '1' to enable sleep m mode.							
			le sleep mo	de. Hardwar	e resets this bit to	'0' after it success	fully enters sleep
[2] WARM_RESET: Write '1' to initiate a warm[1] SOFT_RESET:				eset. Registe	er content remains,	state machine res	set.

Write '1' to initiate a soft reset. All registers content and state machines reset.

[0] HIBERNATE: Force the device into hibernation mode.
 Write '1' to enter hibernate mode. Hardware resets this bit to '0' after it successfully enters hibernate mode.



SYS_CFG_2

_	_					•	U
7	6	5	4	3	2	1	0
SENSOR CLOCK 2	SENSOR CLOCK 1	SENSOR CLOCK 0	RESE	ERVED	GPIO CLOCK DISABLE	FIFO CLOCK DISABLE	TOUCH CLOCK DISABLE
Address:	0x(04					
Type: R/W							
Reset:	set: 0xEF						
Description: This register enables the switching off of the						ipply	
[7:5] SENSOR CLOCK: See description in Table 7.					able 7.		
[4] RESERVED							
[3] RESERVED							
[2] GPIO CLOCK DISABLE : Write '1' to disable the clock to GPIO unit.							

[1] FIFO CLOCK DISABLE:

Write '1' to disable the clock to FIFO unit. This must be set to '0' if touch interrupt is required.

[0] TOUCH CLOCK DISABLE:

Write '1' to disable the clock to TOUCH unit.

Table 7.	Sensor clock setting
----------	----------------------

Mode	Divider	Sensor clock [2:0]	Active	Calibration
	1	000	12.8 kHz	100 kHz
	2	001	6.4 kHz	50 kHz
Operational (6.5 MHz)	4	010	3.2 kHz	25 kHz
	8	011	1.6 kHz	12.5 kHz
	16	1xx	800 Hz	6.25 kHz
Autosleep (200 kHz)	1	000	400 Hz	3.2 kHz
	2	001	200 Hz	1.6 kHz
	4	010	100 Hz	800 Hz
	8	011	50 Hz	400 Hz
	16	1xx	25 Hz	200 Hz

System configuration 2



6 Interrupt controller module




Figure 7. Interrupt controller module block diagram



INT_CTRL

Interrupt control register

7	6	5	4	3	2	1	0
		RESERVED		POLARITY	TYPE	INT_EN	
Address:	0x08						
Туре:	R/W						
Reset:	0x01						
Description: This register is used to enable control of th interrupt system device.					olarity, edge/l	evel and ena	bling of the
[7:	3] RESE	RVED					
['1' for a For act GND w For act	RITY: active low active high tive low operatio when there is a p tive high operation oulled to V _{CC} by	pending interru	pt. should be exte	ernally pulled to	GND. In this r	
[evel trigger edge trigger (pu	lse width is 200) nS)			
[0] INT_E	N:					

'0' to disable all interrupts

'1' to enable all interrupts



Interrupt enable register

INT_EN

GPIO RESERVED GEN FIFO POR	7	6	5	4	3	2	1	0
	GPIO	RESERVED			GLIN		POR	

Туре:

Reset:

Description:

This register is used to enable the interruption from a system related interrupt source to the host. Writing '1' in this register enables the corresponding interrupt event to generate interrupt signal at the INT pin. Note that even if the interrupt is not enabled, an interrupt event is still reflected in the interrupt status register.

[7] **GPIO**:

R/W

0x01

One or more level transition in enabled GPIOs

[6:3] RESERVED

Must be set to '0' at all times.

[2] **GEN**:

System INT (A2I, I2A, EOC)

- FIFO: Data available in FIFO. This interrupt can be cleared only if FIFO is empty.
- [0] **POR**:

Power-on reset



INT_STA	L					Interrupt st	atus register	
7	6	5	4	3	2	1	0	
GPIO		RES	ERVED		GEN	FIFO	POR	
Address:		0x0A						
Туре:		R/W						
Reset:		0x09						
Description:		This register is used to enable the interruption from a system related interrupt source to the host. Regardless of whether or not the IESYSIOR bits are enabled, the ISSYSIOR bits are still updated. Writing '1' clears a bit in this register. Writing '0' has no effect.						
	[7]	GPIO: One or more level transition in enabled GPIOs						
[6:3]		RESERVED: Some of these bits might be set to '1' by hardware during normal operation. The content of these bit is for internal operation and are not required for normal use of device.						
[2]		GEN: System INT (A2I, IA2, EOC)						
	[1]	FIFO: Data available in FIFO						
	[0]	POR : Power-on rese	et					



GPIO_INT_EN GPIO interrupt enable registerl 7 6 5 з 2 1 0 4 RESERVED IEG 0x0B, 0x0C Address: R/W Type: **Reset:** 0x00 **Description:** The GPIO interrupt enable register is used to enable the interruption from a particular GPIO interrupt source to the host. The IEg[2:0] bits and the interrupt enable mask bits correspond to the GPIO[2:0] pins. [7:3] RESERVED [2:0] IEG[2:0] Interrupt enable GPIO mask (where x = 2 to 0) Writing a '1' to the IE[x] bit enables the interruption to the host. GPIO INT STA **GPIO** interrupt status register

					GFI	o interrupt st	alus register
7	6	5	4	3	2	1	0
				ISG			
Address:		0x0D, 0x0E					
Туре:		R/W					
Reset:		0x00					
Description: The GPIO interrupt stat particular GPIO pin inter IEGPIOR bits are enab ISG[2:0] bits are the int			O pin inter are enable	rupt source to ed, the INT_S	the host. Reg TA_GPIO_LSE	pardless of wheth 3 bits are still upd	er or not the ated. The
	[7:0]	ISG[x]: Interrupt status Read: Interrupt status	·		clears a bit. Wri	ting '0' has no effec	rt.



7 GPIO controller

A total of 3 GPIOs are available in the STMPE321. The GPIO controller contains the registers that allow the host system to configure each of the pins into either a GPIO or Touch input. Unused GPIOs should be configured as outputs to minimize power consumption.

A group of registers is used to control the exact function of each of the 3 GPIOs. The registers and their respective addresses are listed in *Table 8*.

Address	Register name	Description	Auto-increment					
0x10	GPIO_MR_LSB	GPIO monitor pin state	Yes					
0x11	GPIO_MR_MSB	register	165					
0x12	GPIO_SET_LSB	GPIO set pin state	Yes					
0x13	GPIO_SET_MSB	register	163					
0x14	GPIO_DIR_LSB	GPIO set pin direction	Yes					
0x15	GPIO_DIR_MSB	register	165					
0x16	GPIO_FUNCT_LSB	GPIO function register	Yes					
0x17	GPIO_FUNCT_MSB	GFIO IUNCION TEGISIEI	165					

Table 8. GPIO controller registers summary map

All GPIO registers are named GPxx, where:

Xxx represents the functional group

For LSB registers:

7	6	5	4	3	2	1	0
		RESERVED			IO-2	IO-1	IO-0
For MSB registers:							
7	6	5	4	3	2	1	0
RESERVED							



The function of each bit is shown in Table 9:

Table 9. GPIC) control bits	function
---------------	----------------	----------

Register name	Function
GPIO monitor pin state	Reading this bit yields the current state of the bit. Writing has no effect.
GPIO set pin state	Writing '1' to this bit causes the corresponding GPIO to go to '1' state Writing '0' to this bit causes the corresponding GPIO to go to '0' state
GPIO set pin direction	'0' sets the corresponding GPIO to input state, and '1' sets it to output state. All bits are '0' on reset.
GPIO function	'1' sets the corresponding GPIO to function as GPIO, and '0' sets it to touchkey mode.



Touch FIFO

8 Capacitive touch module registers

Table 10. TOUCH_FIFO summary table				
Address	Function			
0x18	FIFO-0, LSB			
0x19	FIFO-0, MSB			
0x1A	FIFO-1, LSB			
0x1B	FIFO-1, MSB			
0x1C	FIFO-2, LSB			
0x1D	FIFO-2, MSB			
0x1E	FIFO-3, LSB			
0x1F	FIFO-3, MSB			

TOUCH_FIFO

7	6	5	4	3	2	1	0
T7	T6	T5	T4	Т3	T2	T1	T0

Address:	0x19, 0x18
Туре:	R

Reset: 0x00

Description:

TOUCH_FIFO is the access port for the internal 4-level FIFO used for buffering the touch events. While it is possible to access each byte in the data structure directly, it is recommended that the FIFO is accessed only via the 0x18 address. The FIFO must be accessed in multiples of 2 bytes (LSB, MSB). For the STMPE321, MSB is reserved and LSB contains a snapshot of the recent touch event. Where Tn is touch status of touch sensing channel n.



FEATURE_SELECT

Feature select

7	6	5	4	3	2	1	0				
		RESERVED		AFS	S[1:0]	Filter EN					
Address:		0x20									
Туре:		R/W	3/W								
Reset:		0x04									
Description	[7:3]	Controls AFS (RESERVED AFS[1:0]: "00': reserved "01' AFS mode '10': AFS mode '11': AFS mode	1 (only 1 str 2 (all keys t	rongest key) hat are abov		d level filtering fea	ature)				
	[0]	Filter EN: Write '1' to enab	le filter								

ETC_WAIT	-					Wai	t time setting
7	6	5	4	3	2	1	0
				ETC_WAIT[7:	0]		
Address:		0x21					
Туре:		R/W					
Reset:		0x27					
Description:		Sets the wait	time betwee	en the calibra	ation and the la	st button touch	
	[7:0]	ETC_WAIT[7:0	-	7:0] *64 + ser	sor clock period		
		A "non-touch"	condition mus	st persist for tl	nis wait time, bef	ore an ETC operat	ion is carried out

Range: 5 mS - 20 s



CAL_INTE	CAL_INTERVAL Calibration interval										
7	6	5	4	3	2	1	0				
				CAL_INTERV	/AL						
Address:		0x22									
Туре:		R/W									
Reset:		0x30									
Description:	1	Calibration int	erval								
	[7:0]	CALIBRATION Interval betwee			interval [7:0] * se	nsor clock period *	50				

Range: 4 ms - 16 s

INTEGRATION TIME

Integration time

7	6	5	4	3	2	1	0			
INTEGRATION_TIME[7:0]										
Address:		0x23								
Туре:		R/W								
Reset:		0x0F								
Description:		Integration tim	е							
	[7:0]	Integration time	in AFS mod	de						
		Total period of in	ntegration =	sensor clock	period * integrati	on time [7:0]				
		78 us - 320 ms								

78 µs - 320 ms



CTRL								Control			
7	6	5	4		3	2	1	0			
	I	RESERVED			F2A	HDC_U	HDC_C	HOLD			
Address:		0x25									
Туре:		R/W	J								
Reset:		0x00	00								
Description:		Control									
	[7:4]	RESERVE	כ								
	[3] F2A: Write '1' to force device to remain in ACTIVE state at all times										
 [2] HDC_U: Write '1' to perform unconditional host driven calibration Cleared to '0' when calibration is completed Only applicable HOLD is '1' [1] HDC_C: Write '1' to perform conditional host driven calibration Calibration is performed if and only if no touch is detected 											
			0' when calib able HOLD is		n is comple	ted					

[0] **HOLD**:

'0' to enable ETC '1' to disable ETC




INT_MAS	κ					Int	errupt mask
7	6	5	4	3	2	1	0
		RESERVED		EOC		RESERVED	
Address:		0x26					
Туре:		R/W					
Reset:		0x08					
Description	:	Writing '1' to th	is register	disables th	e corresponding	g interrupt source.	
	[7:4]	RESERVED					
		•		h automatic :	and forced calibra	tion	
	[2:0]	RESERVED					

INT_CLR

Interrupt clear

7	6	5	4	3	2	1	0				
	I	RESERVED		EOC		RESERVED					
Address:		0x27	x27								
Туре:		R/W	W								
Reset:		0x00									
Description	Description: Writing '1' to this register clears the corresponding interrupt source in register.						INT_PENDING				
	[7:4]	RESERVED									
	[3]	EOC:									
		End of calibratio		h automatic :	and forced calibra	ation					

[2:0] **RESERVED**





FILTER_PERIOD

Filter period

7	6	5	4	3	2	1	0
				FILTER_COUN	NT		
Address:	0x2	28					
Туре:	R/\	V					
Reset:	0x0	00					
Description:	Filt	er period.					
	[7:0] FIL	TER_COUN	T:				
	Ado	ditional filter	to stabilize	touch output in	AFS mode.		

AFS touch output is monitored for Filter Count [7:0] times every integration time. For each time a "touch status" is detected, an internal "Filter Counter" is incremented once. This counter value is then compared with Filter Threshold (register 0x29).

FILTER_THRESHOLD

Filter threshold

7	6	5	4	3	2	1	0	
				FILTER_THRES	BHOLD			
Address:		0x29						
Туре:		R/W						
Reset:		0x00						
Description:		Filter threshold						
	[7:0]	FILTER_THRES	HOLD:					
	An internal "Filter Counter" is compared with Filter Threshold [7:0] to determine if a valid has occurred.							

REFERENCE_DELAY

Reference delay

7	6	5	4	3	2	1	0				
RESERVED				REFEREN	NCE_DELAY						
Address:		0x2A									
Туре:		R/W									
Reset:		0x00									
Descriptior	1:	• •	Shifting of capacitive sensor dynamic range. The capacitance value set into this egister is in effect, equivalent to capacitor connected to the A_Ref pin.								
	[7]	RESERVED									
	[6:0]	REFERENCE_E Valid range = 0- Each step repre Warm reset is re	127 sents capac		•						



Capacitive touch module registers

TVR						Touch varia	ance setting
7	6	5	4	3	2	1	0
RESERVED					TVR		
Address:		0x30 - 0x32					
Туре:		R/W					
Reset:		0x08					
Description	n:	Touch variand	e setting				
	[7]	RESERVED					
	[6:0]	TVR:					
		Setting TVR be	tween 0-99				
		A high TVR val noise	ue decreases	s sensitivity o	f the sensor, but	increases its tolerar	nce to ambient

A small TVR value increases the sensitivity

EVR

Environmental variance

7	6	5	4	3	2	1	0
RESERVED					TVR		
Address:		0x40					
Туре:		R/W					
Reset:		0x04					
Description:		Environment	al variance s	setting.			
	[7]	RESERVED					
	[6]	EVR:					

EVR is used to detect "Non-Touch" condition

STRENGTH_THRESHOLD

Strength threshold

7	6	5	4	3	2	1	0		
			S	TRENGTH_THRES	SHOLD				
Address:		0x50 - 0x52							
Туре:		R/W							
Reset:		0x01							
Description:		Strength thresh	nold.						
	[7:0]	STRENGTH_TH	RESHOLD	D :					
Setting threshold to be used in AFS mode to determine valid touch									



57

STRENGTH							Strength			
7	6	5	4	3	2	1	0			
		STRENGTH								
Address:	0x60 - 0	0x60 - 0x62								
Туре:	R	R								
Reset:	0x00									
Description:		The number of times a sensed capacitance exceeds the calibrated reference mpedance								

[7:0] STRENGTH:

Read-only field

Counts the number of times a sensed impedance exceeds calibrated reference impedance and integration time. Maximum strength equals Integration Time [7:0]



Calibrated impedance

CALIBRATED_IMPEDANCE

7	6	5	4	3	2	1	0			
			CAL_IMF	PEDANCE						
Address:	0x70 -	0x72								
Туре:	R	٦								
Reset:	0x00									
Description:	Calibra	ated impedan	ce is a refere	nce value ma	aintained by th	ne device.				
[7:	0] CALIBI	RATED IMPED	ANCE:							
	Calibra	Calibrated reference impedance								

IMPEDANCE

Impedance

7	6	5	4	3	2	1	0				
			IMPED	ANCE							
Address:	0x80 - 0x	82									
Туре:	R										
Reset:	0x00	<00									
Description:	•	Impedance is the instantaneous impedance value seen at the input pin of each capacitive sensing pin.									
[7:0]	Currently s capacitanc When this	ensed impe e at the ser register rea	edance. This im Ising channel. ds 0x7F, refere ds 0x00, refere	nce capacitan	ce should be re	educed.	use of the				

TINT_PENDING

Interrupt pending

7	6	5	4	3	2	1	0		
	RESE	RVED		EOC		RESERVED			
Address:	0x92								
Туре:	R								
Reset:	0x00	0x00							
Description:	Reflect	s the status of	of each interre	upt source.					
[7	:4] RESER	VED							
	[3] EOC :								
End of calibration									

[2:0] RESERVED



9 Maximum ratings

Stressing the device above the rating listed in the "absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only, and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter		Unit		
	Falameter	Min	Тур	Max	Onit
V _{CC}	Power supply	_	—	2.5	V
V _{ESD}	ESD protection on each GPIO/touch pin	_		8	kV

Table 11.	Absolute	maximum	ratings
-----------	----------	---------	---------



10 Electrical specifications

Symbol	Parameter	Test condition		Value		Unit
Symbol	Farameter	Test condition	Min	Тур	Max	Onit
V _{CC}	Core supply voltage		1.65	-	1.95	V
I _{hibernate}	HIBERNATE current	No touch sensing capability	-	1.8	3.0	μA
I _{sleep}	SLEEP current	Touch sensing active, no touch	-	27	43	μA
I _{active}	ACTIVE current	100% touch activity	-	280	470	μA
V _{IL}	Input voltage low state	V _{CC} =1.8 V	-0.3V	-	0.2V _{CC}	V
V _{IH}	Input voltage high state	V _{CC} =1.8 V	0.8Vcc	-	V _{CC} +0.3V	V
V _{OL}	Output voltage low state	V _{CC} =1.8 V, I _{OUT} = 4 mA	-0.3V	-	0.25V _{CC}	V
V _{OH}	Output voltage high state	V _{CC} =1.8 _{OUT} V, I _{OUT} = 4 mA	0.75Vcc	-	V _{CC} +0.3V	V
V _{OL} (I ² C)	Output voltage low state	I _{OL} =4 mA	-0.3V	-	0.25V _{CC}	V
	Input leakage (GPIO)	GPIO as input, V _{IN} = 2.0 V	-	-	0.5	μA
l _{leakage}	Input leakage (SCL, SDA, RST)	V _{IN} = V _{CC} = 1.95 V	-	-	0.5	μA

Table 12.	DC electrical characteristics	(-40 - 85 °C unless otherwise stated)

10.1 Capacitive sensing characteristics

Table 13. Capacitive sensing characteristics

Symbol	Parameter	Test condition	Value			Unit
		Test condition	Min	Тур	Max	Unit
Res	Capacitive measurement resolution	Aref = not connected	-	40	-	fF
DR	Dynamic range	Aref = not connected	-	5.1	-	pF
L	Linearity of sensor	Aref = not connected Maximum deviation calculated from full scale capacitance measurement data	-	10	-	%



11 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.




Figure 8. Package outline for QFN12 (2.2 x 1.5 x 0.5 mm) - 0.40 mm pitch


1. Drawing not to scale.


2. Dimensions are in millimeters.



Table 14.	Mechanical data for QFN12 (2.2 x 1.5 x 0.5 mm) - 0.40 mm pitch
-----------	--

Symbol	Millimeters			
Symbol	Min	Тур	Мах	
A	0.50	_	0.60	
A1	0	_	_	
b	0.15	_	0.25	
D	_	1.50	_	
E	_	2.20	_	
e	_	0.40	_	
L	0.35	_	0.45	





1. Drawing not to scale.

2. Dimensions are in millimeters.






Figure 10. Carrier tape for QFN12 (2.2 x 1.5 x 0.5 mm) - 0.40 mm pitch






Figure 11. Reel information for QFN12 (2.2 x 1.5 x 0.5 mm) - 0.40 mm pitch

1. Drawing not to scale.

2. Dimensions are in millimeters



12 Revision history

Table 15.Document revision history

Date	Revision	Changes
19-Jun-2009	1	Initial release.
29-Jul-2009	2	Deleted "internal regulator" from the Features section. Modified: <i>Figure 1, Chapter 2, Figure 4. Chapter 4</i> and <i>Chapter 5, Chapter 1.3</i> and <i>Chapter 7</i> .
12-Aug-2009	3	Modified: <i>Figure 4</i> .



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

Doc ID 15791 Rev 3



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Touch Screen Controllers category:

Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below :

CY8CTMA1036AS-33 CY8CTMA461AA-33 ATMXT1664T3-C2U CY8CTMA460AS-33 CY8CTMA768AS-33 ATMXT224-MAH CG8526AA CP8667AT CP7598AT SSD6250QN4R SIM535A99-R55ALL-25 AW9203CSR TSC2301IPAG LDS6124NQGI AR1021-I/ML BU21025GUL-E2 TSC2046EQPWRQ1 SX8652IWLTRT AT42QT1011-TSHR AR1011-I/SO BU21026MUV-E2 BU21029MUV-E2 ADS7846N/2K5 AR1100T-I/SO IQS2660QNR CYAT81652-100AA48 AR1021T-I/ML TS01S TS02NT TS04 TSM12M AD7873ARUZ-REEL7 AD7879WARUZ-RL7 AD7843ARQZ AD7843ARQZ-REEL7 AD7843ARUZ AD7843ARUZ-REEL7 AD7873ACPZ AD7873ARQZ AD7873ARUZ AD7873BRQZ AD7877ACPZ-500RL7 AD7879-1ACPZ-500R7 AD7879-1WARUZ-RL7 AD7877ACPZ-REEL7 APT8L08SE AT42QT1050-MMHR HX612D IQS525-BL-QNR IQS550-BL-QNR