## Dual DC-DC converter for powering AMOLED displays

## Datasheet - production data



## Features

- Step-up and inverter converters
- Operating input voltage range from 2.5 V to 4.5 V
- Synchronous rectification for both DC-DC converters
- Minimum 200 mA output current
- 4.6 V fixed positive output voltage
- Programmable negative voltage by SWIRE from -2.4 V to -5.4 V at 100 mV steps
- Typical efficiency: 85\%
- Pulse skipping mode in light load condition
- 1.5 MHz PWM mode control switching frequency
- Enable pin for shutdown mode
- Low quiescent current in shutdown mode
- Soft-start with inrush current protection
- Overtemperature protection
- Temperature range: $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
- True-shutdown mode
- Fast discharge outputs of the circuits after shutdown
- Short-circuit protection
- Package DFN12L (3 x 3 mm ) 0.6 mm height

Table 1. Device summary

| Order code | Positive voltage | Negative voltage | Package | Packaging |
| :---: | :---: | :---: | :---: | :---: |
| STOD03ASTPUR | 4.6 V | -2.4 V to -5.4 V | DFN12L $(3 \times 3 \mathrm{~mm})$ | 3000 parts per reel |

## Contents

1 Schematic ..... 4
2 Pin configuration ..... 6
3 Maximum ratings ..... 7
4 Electrical characteristics ..... 8
5 Typical performance characteristics ..... 11
6 Detailed description ..... 13
6.1 SWIRE ..... 13
6.1.1 SWIRE features and benefits ..... 13
6.1.2 SWIRE protocol ..... 13
6.1.3 SWIRE basic operations ..... 13
6.2 Negative output voltage levels ..... 14
7 Application information ..... 15
7.1 External passive components ..... 15
7.1.1 Inductor selection ..... 15
7.1.2 Input and output capacitor selection ..... 15
7.2 Recommended PCB layout ..... 16
8 Detailed description ..... 18
8.1 General description ..... 18
8.1.1 Multiple operation modes ..... 18
8.1.2 Pulse skipping operation ..... 18
8.1.3 Discontinuous conduction mode ..... 18
8.1.4 Continuous conduction mode ..... 19
8.1.5 Enable pin ..... 19
8.1.6 Soft-start and inrush current limiting ..... 19
8.1.7 Undervoltage lockout ..... 19
8.1.8 Overtemperature protection ..... 19
8.1.9 Short-circuit protection ..... 19
8.1.10 Fast discharge ..... 20
9 Package mechanical data ..... 21
10 Revision history ..... 24

## 1 Schematic

Figure 1. Application schematic


Table 2. Typical external components

| Comp. | Manufacturer | Part number | Value | Size | Ratings |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{L}_{1}{ }^{(1)}$ | CoilCraft <br> Murata <br> SEMCO <br> ABCO <br> ABCO | LPS4012-472ML LQH3NPN4R7MJO CIG22B4R7MNE LPF2810T-4R7M LPF2807T-4R7M | $4.7 \mu \mathrm{H}$ | $\begin{aligned} & 4.0 \times 4.0 \times 1.2 \\ & 3.0 \times 3.0 \times 1.1 \\ & 2.5 \times 2.0 \times 1.0 \\ & 2.8 \times 2.8 \times 1.0 \\ & 2.8 \times 2.8 \times 0.7 \end{aligned}$ | $\begin{aligned} & \pm 20 \%, I=1.7 \mathrm{~A}, \mathrm{R}=0.175 \Omega \\ & \pm 20 \%, \mathrm{I}=1.1 \mathrm{~A}, \mathrm{R}=0.156 \Omega \\ & \pm 20 \%, \mathrm{I}=1.1 \mathrm{~A}, \mathrm{R}=0.300 \Omega \\ & \pm 20 \%, \mathrm{I}=0.85 \mathrm{~A}, \mathrm{R}=0.33 \Omega \\ & \pm 20 \%, \mathrm{I}=0.70 \mathrm{~A}, \mathrm{R}=0.44 \Omega \end{aligned}$ |
| $\mathrm{L}_{2}{ }^{(2)}$ | CoilCraft <br> Murata <br> TOKO <br> ABCO <br> TDK | LPS4012-472ML LQH3NPN4R7MJ0 DFE252012C1239AS-H4R7N LPF3510T-4R7M VLF4014AT-4R7M1R1 | $4.7 \mu \mathrm{H}$ | $\begin{aligned} & 4.0 \times 4.0 \times 1.2 \\ & 3.0 \times 3.0 \times 1.1 \\ & 2.5 \times 2.0 \times 1.2 \\ & 3.5 \times 3.5 \times 1.0 \\ & 3.7 \times 3.5 \times 1.4 \end{aligned}$ | $\begin{aligned} & \pm 20 \%, I=1.7 \mathrm{~A}, \mathrm{R}=0.175 \Omega \\ & \pm 20 \%, I=1.1 \mathrm{~A}, \mathrm{R}=0.156 \Omega \\ & \pm 30 \%, \mathrm{I}=1.2 \mathrm{~A}, \mathrm{R}=0.252 \Omega \\ & \pm 20 \%, \mathrm{I}=0.83 \mathrm{~A}, \mathrm{R}=0.25 \Omega \\ & \pm 20 \%, \mathrm{I}=1.1 \mathrm{~A}, \mathrm{R}=0.140 \Omega \end{aligned}$ |
| $\mathrm{C}_{\text {IN }}$ | Murata <br> Taiyo Yuden | GRM219R61A106KE44 LMK212BJ106KD-T | $\begin{gathered} 2 x \\ 10 \mu \mathrm{~F} \end{gathered}$ | $\begin{aligned} & 0805 \\ & 0805 \end{aligned}$ | $\begin{aligned} & \pm 10 \%, \text { X5R, } 10 \mathrm{~V} \\ & \pm 10 \%, X 5 R, 10 \mathrm{~V} \end{aligned}$ |
| $\mathrm{C}_{\text {MID }}$ | Murata Taiyo Yuden | GRM219R61A106KE44 <br> LMK212BJ106KD-T | 10رF | $\begin{aligned} & 0805 \\ & 0805 \end{aligned}$ | $\begin{aligned} & \pm 10 \%, \text { X5R, } 10 \mathrm{~V} \\ & \pm 10 \%, X 5 R, 10 \mathrm{~V} \end{aligned}$ |
| $\mathrm{C}_{\mathrm{O} 2}$ | Murata Taiyo Yuden | GRM219R61A106KE44 <br> LMK212BJ106KD-T | $\begin{gathered} 2 \mathrm{x} \\ 10 \mu \mathrm{~F} \end{gathered}$ | $\begin{aligned} & 0805 \\ & 0805 \end{aligned}$ | $\begin{aligned} & \pm 10 \%, \text { X5R, } 10 \mathrm{~V} \\ & \pm 10 \%, \text { X5R, } 10 \mathrm{~V} \end{aligned}$ |
| $\mathrm{C}_{\text {ReF }}$ | Murata Taiyo Yuden | GRM185R60J105KE26 JMK107BJ105KK-T | $1 \mu \mathrm{~F}$ | $\begin{aligned} & 0603 \\ & 0603 \end{aligned}$ | $\begin{aligned} & \pm 10 \%, \text { X5R, } 6.3 V \\ & \pm 10 \%, \text { X5R, } 6.3 V \end{aligned}$ |

1. A 200 mA load can be provided with inductor saturation current as a minimum of 0.5 A .
2. At -5.4 V , a 200 mA load can be provided with inductor saturation current as a minimum of 1 A . See Section 7.1.1.

Note: All the above components refer to the typical application performance characteristics. Operation of the device is not limited to the choice of these external components. Inductor values ranging from $3.3 \mu \mathrm{H}$ to $6.8 \mu \mathrm{H}$ can be used together with the STODO3AS.

Figure 2. Block schematic


## 2 Pin configuration

Figure 3. Pin configuration (top view)


Table 3. Pin description

| Pin name | Pin $\mathrm{n}^{\circ}$ | Description |
| :---: | :---: | :---: |
| Lx ${ }_{1}$ | 1 | Switching node of the step-up converter |
| PGND | 2 | Power ground pin |
| $\mathrm{V}_{\text {MID }}$ | 3 | Step-up converter output voltage (4.6V) |
| NC | 4 | Not internally connected |
| AGND | 5 | Signal ground pin. This pin must be connected to the power ground pin |
| $\mathrm{V}_{\text {REF }}$ | 6 | Voltage reference output. $1 \mu \mathrm{~F}$ bypass capacitor must be connected between this pin and AGND |
| SWIRE | 7 | Negative voltage setting pin |
| EN | 8 | Enable control pin. $\mathrm{ON}=\mathrm{V}_{\text {INA }}$. When pulled low it puts the device in shutdown mode |
| $\mathrm{V}_{\mathrm{O} 2}$ | 9 | Inverting converter output voltage (Default - 4.9V) |
| $\mathrm{Lx}_{2}$ | 10 | Switching node of the inverting converter |
| $\mathrm{V}_{\text {IN A }}$ | 11 | Analogic input supply voltage |
| $V_{\text {iN }}$ | 12 | Power input supply voltage |
|  | Exposed pad | Internally connected to AGND. Exposed pad must be connected to AGND and PGND in the PCB layout in order to guarantee proper operation of the device |

## 3 Maximum ratings

Table 4. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {INA }}, \mathrm{V}_{\text {INP }}$ | DC supply voltage | -0.3 to 6 | V |
| $\mathrm{EN}, \mathrm{S}_{\text {WIRE }}$ | Logic input pins | -0.3 to 4.6 | V |
| $\mathrm{IL}_{\mathrm{X} 2}$ | Inverting converter switching current | Internally limited | A |
| $\mathrm{L}_{\mathrm{X} 2}$ | Inverting converter switching node voltage | -10 to $\mathrm{V}_{\text {INP }}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{O} 2}$ | Inverting converter output voltage | -10 to $\mathrm{AGND}+0.3$ | V |
| $\mathrm{~V}_{\text {MID }}$ | Step-up converter and LDO output voltage | -0.3 to 6 | V |
| $\mathrm{~L}_{\mathrm{X} 1}$ | Step-up converter switching node voltage | -0.3 to $\mathrm{V}_{\text {MID }}+0.3$ | V |
| $\mathrm{IL}_{\mathrm{X} 1}$ | Step-up converter switching current | Internally limited | A |
| $\mathrm{V}_{\text {REF }}$ | Reference voltage | -0.3 to 3 | V |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation | Internally limited | mW |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Maximum junction temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| ESD | ESD protection HBM | 2 | kV |

Note: $\quad$ Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

Table 5. Thermal data

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{R}_{\text {thJA }}$ | Thermal resistance junction-ambient | 48.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {thJC }}$ | Thermal resistance junction-case (FR-4 PCB) ${ }^{(1)}$ | 2.6 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

1. The package is mounted on a 4-layer (2S2P) JEDEC board as per JESD51-7.

## 4 Electrical characteristics

$\mathrm{T}_{J}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {INA }}=\mathrm{V}_{\text {INP }}=3.7 \mathrm{~V}, \mathrm{I}_{\mathrm{MID}, \mathrm{O} 2}=30 \mathrm{~mA}, \mathrm{C}_{\mathrm{IN}}=2 \times 10 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{MID}}=10 \mu \mathrm{~F}$,
$\mathrm{C}_{\mathrm{O} 2}=2 \times 10 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{REF}}=1 \mu \mathrm{~F}, \mathrm{~L} 1=\mathrm{L} 2=4.7 \mu \mathrm{H}, \mathrm{V}_{\mathrm{EN}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{MID}}=4.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{O} 2}=-4.9 \mathrm{~V}$ unless otherwise specified.

Table 6. Electrical characteristics

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| General section |  |  |  |  |  |  |
| $\mathrm{V}_{\text {INA }} \mathrm{V}_{\text {INP }}$ | Supply input voltage |  | 2.3 | 3.7 | 4.5 | V |
| UVLO_H | Undervoltage lockout HIGH | $\mathrm{V}_{\text {INA }}$ rising |  | 2.22 | 2.25 | V |
| UVLO_L | Undervoltage lockout LOW | $\mathrm{V}_{\text {INA }}$ falling | 1.9 | 2.18 |  | V |
| I_V1 | Input current | No load condition |  | 1.3 | 1.7 | mA |
| $\mathrm{I}_{\mathrm{Q} \text { SH }}$ | Shutdown current | $\begin{aligned} & \mathrm{V}_{\text {EN }}=\mathrm{GND} \\ & \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {EN }} \mathrm{H}$ | Enable high threshold | $\begin{aligned} & \mathrm{V}_{\text {INA }}=2.5 \mathrm{~V} \text { to } 4.5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | 1.2 |  |  | V |
| $\mathrm{V}_{\text {EN }} \mathrm{L}$ | Enable low threshold |  |  |  | 0.4 |  |
| $\mathrm{I}_{\mathrm{EN}}$ | Enable input current | $\begin{aligned} & \mathrm{V}_{\text {EN }}=\mathrm{V}_{\text {INA }}=4.5 \mathrm{~V} \\ & \mathrm{~T}_{J}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{f}_{S}$ | Switching frequency | PWM mode | 1.2 | 1.5 | 1.7 | MHz |
| D1 ${ }_{\text {MAX }}$ | Step-up maximum duty cycle | No load |  | 87 |  | \% |
| D2 MAX | Inverting maximum duty cycle | No load |  | 87 |  | \% |
| h | Total system efficiency | $I_{\mathrm{MID}, \mathrm{O} 2}=10$ to 30 mA , $\mathrm{V}_{\mathrm{MID}}=4.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{O} 2}=-4.9 \mathrm{~V}$ |  | 80 |  | \% |
|  |  | $\mathrm{I}_{\mathrm{MID}, \mathrm{O} 2}=30$ to 150 mA , <br> $\mathrm{V}_{\mathrm{MID}}=4.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{O} 2}=-4.9 \mathrm{~V}$ |  | 85 |  | \% |
| $\mathrm{V}_{\text {REF }}$ | Voltage reference | $\mathrm{I}_{\text {REF }}=10 \mu \mathrm{~A}$ | 1.208 | 1.22 | 1.232 | V |
| $I_{\text {REF }}$ | Voltage reference current capability | At 98.5\% of no load reference voltage | 100 |  |  | $\mu \mathrm{A}$ |
| Step-up converter section |  |  |  |  |  |  |
| $\mathrm{V}_{\text {MID }}$ | Positive voltage total variation | $\mathrm{V}_{\text {INA }}=\mathrm{V}_{\text {INP }}=2.5 \mathrm{~V}$ to 4.5 V ; $\mathrm{I}_{\mathrm{MID}}=5 \mathrm{~mA}$ to $150 \mathrm{~mA}, \mathrm{I}_{\mathrm{O} 2}$ no load, $T_{J}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 4.55 | 4.6 | 4.65 | V |
|  | Temperature accuracy | $\begin{aligned} & \mathrm{V}_{\mathrm{INA}=}=\mathrm{V}_{\text {INP }}=3.7 \mathrm{~V} ; \mathrm{I}_{\mathrm{MID}}=5 \mathrm{~mA} ; \\ & \mathrm{I}_{\mathrm{O} 2} \text { no load; } \mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ |  | $\pm 0.5$ |  | \% |

Table 6. Electrical characteristics (continued)

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{V}_{\text {MID LT }}$ | Line transient | $\mathrm{V}_{\text {INA }, \mathrm{P}}=3.5 \mathrm{~V}$ to 3.0 V , <br> $\mathrm{I}_{\mathrm{MID}}=100 \mathrm{~mA} ; \mathrm{T}_{\mathrm{R}}=\mathrm{T}_{\mathrm{F}}=50 \mu \mathrm{~s}$ |  | -12 |  | mV |
| $\Delta \mathrm{V}_{\text {MIDT }}$ | Load transient regulation | $\mathrm{I}_{\text {MID }}=3$ to 30 mA and $\mathrm{I}_{\text {MID }}=30$ to $3 \mathrm{~mA}, \mathrm{~T}_{\mathrm{R}}=\mathrm{T}_{\mathrm{F}}=30 \mu \mathrm{~s}$ |  | $\pm 20$ |  | mV |
|  |  | $\mathrm{I}_{\mathrm{MID}}=10$ to 100 mA and $\mathrm{I}_{\mathrm{MID}}=100$ to 10 mA , $\mathrm{T}_{\mathrm{R}}=\mathrm{T}_{\mathrm{F}}=30 \mu \mathrm{~s}$ |  | $\pm 25$ |  | mV |
| $\mathrm{V}_{\text {MID-PP }}$ | TDMA noise line transient regulation | $\mathrm{I}_{\mathrm{MID}}=5$ to $100 \mathrm{~mA} ; \mathrm{V}_{\text {INA,P }}$ $=2.9 \mathrm{~V}$ to $3.4 \mathrm{~V} ; \mathrm{F}=200 \mathrm{~Hz}$; $\mathrm{T}_{\mathrm{R}}=\mathrm{T}_{\mathrm{F}}=50 \mu \mathrm{~s}$; $\mathrm{I}_{\mathrm{O} 2}$ no load |  | $\pm 20$ |  | mV |
| $\mathrm{I}_{\text {MID MAX }}$ | Max. step-up load current | $\mathrm{V}_{\text {INA, } \mathrm{P}}=2.9 \mathrm{~V}$ to 4.5 V | 200 |  |  | mA |
| $\mathrm{I}-\mathrm{L}_{1 \text { MAX }}$ | Step-up inductor peak current | $V_{\text {MID }} 10 \%$ below of nominal value | 0.9 |  | 1.1 | A |
| $\mathrm{R}_{\text {DSON }}{ }^{\text {P1 }}$ | P-channel static drain-source ON resistance | $\mathrm{V}_{\text {INA }, \mathrm{P}}=3.7 \mathrm{~V}, \mathrm{I}_{\text {SW }}=100 \mathrm{~mA}$ |  | 1.0 | 2.0 | W |
| $\mathrm{R}_{\text {DSON }} \mathrm{N} 1$ | N -channel static drain-source ON resistance | $\mathrm{V}_{\text {INA, } \mathrm{P}}=3.7 \mathrm{~V}, \mathrm{I}_{\text {SW }}=100 \mathrm{~mA}$ |  | 0.4 | 1.0 | W |

## Inverting converter section

| $\mathrm{V}_{\mathrm{O} 2}$ | Output negative voltage range | 31 different values set by the $\mathrm{S}_{\text {WIRE }}$ pin (see Section 6.1.2) | -5.4 |  | -2.4 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Output negative voltage total variation on default value | $\mathrm{V}_{\text {INA }}=\mathrm{V}_{\text {INP }}=2.5 \mathrm{~V}$ to 4.5 V ; $\mathrm{I}_{\mathrm{O} 2}=5 \mathrm{~mA}$ to $150 \mathrm{~mA}, \mathrm{I}_{\mathrm{MID}}$ no load, $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | -4.97 | -4.9 | -4.83 | V |
|  | Temperature accuracy | $\mathrm{V}_{\mathrm{INA}}=\mathrm{V}_{\mathrm{INP}}=3.7 \mathrm{~V} ; \mathrm{I}_{\mathrm{O} 2}=5 \mathrm{~mA},$ <br> $\mathrm{I}_{\mathrm{MID}}$ no load, $T_{J}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ |  | $\pm 0.5$ |  | \% |
| $\Delta \mathrm{V}_{\text {O2 }} \mathrm{LT}$ | Line transient | $\begin{aligned} & \mathrm{V}_{\mathrm{INA}, \mathrm{P}}=3.5 \mathrm{~V} \text { to } 3.0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{O} 2}=100 \mathrm{~mA}, \mathrm{~T}_{\mathrm{R}}=\mathrm{T}_{\mathrm{F}}=50 \mu \mathrm{~s} \end{aligned}$ |  | +12 |  | mV |
| $\Delta \mathrm{V}_{\text {O2T }}$ | Load transient regulation | $\mathrm{I}_{\mathrm{O} 2}=3$ to 30 mA and $\mathrm{I}_{\mathrm{O} 2}=30$ to $3 \mathrm{~mA}, \mathrm{~T}_{\mathrm{R}}=\mathrm{T}_{\mathrm{F}}=100 \mu \mathrm{~s}$ |  | $\pm 20$ |  | mV |
|  | Load transient regulation | $\mathrm{I}_{\mathrm{O} 2}=10$ to 100 mA and $\mathrm{I}_{\mathrm{O} 2}=100$ to 10 mA , $\mathrm{T}_{\mathrm{R}}=\mathrm{T}_{\mathrm{F}}=100 \mu \mathrm{~s}$ |  | $\pm 25$ |  | mV |
| $\mathrm{V}_{\text {O2-PP }}$ | TDMA noise line transient regulation | $\mathrm{I}_{\mathrm{O} 2}=5$ to $100 \mathrm{~mA} ; \mathrm{V}_{\text {INA, }}$ $=2.9 \mathrm{~V}$ to 3.4 V ; $\mathrm{F}=200 \mathrm{~Hz}$; $\mathrm{T}_{\mathrm{R}}=\mathrm{T}_{\mathrm{F}}=50 \mu \mathrm{~s} ; \mathrm{I}_{\mathrm{MID}}$ no load |  | $\pm 25$ |  | mV |
| l 2 | Maximum inverting output current | $\mathrm{V}_{\text {INA, } \mathrm{P}}=2.9 \mathrm{~V}$ to 4.5 V | -200 |  |  | mA |
| I-L2max | Inverting peak current | $\mathrm{V}_{\mathrm{O} 2}$ below $10 \%$ of nominal value | -1.2 |  | -0.9 | A |
| $\mathrm{R}_{\text {DSON }}{ }^{\text {P2 }}$ | P-channel static drain-source ON resistance | $\mathrm{V}_{\mathrm{INA}, \mathrm{P}}=3.7 \mathrm{~V}, \mathrm{I}_{\text {SW }}=100 \mathrm{~mA}$ |  | 0.42 |  | W |

Table 6. Electrical characteristics (continued)

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {DSON }} \mathrm{N} 2$ | N -channel static drain-source ON resistance | $\mathrm{V}_{\mathrm{INA}, \mathrm{P}}=3.7 \mathrm{~V}, \mathrm{I}_{\mathrm{SW}}=100 \mathrm{~mA}$ |  | 0.43 |  | W |
| Thermal shutdown |  |  |  |  |  |  |
| OTP | Overtemperature protection |  |  | 140 |  | ${ }^{\circ} \mathrm{C}$ |
| OTP HYSt $^{\text {d }}$ | Overtemperature protection hysteresis |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |
| Discharge resistor |  |  |  |  |  |  |
| $\mathrm{R}_{\text {DIS }}$ | Resistor value | No load |  | 400 |  | W |
| $\mathrm{T}_{\text {DIS }}$ | Discharge time | No load, $\mathrm{V}_{\mathrm{MID}}-\mathrm{V}_{\mathrm{O} 2}$ at $10 \%$ of nominal value |  | 8 |  | ms |

## 5 Typical performance characteristics

$\mathrm{V}_{\mathrm{O} 2}=-4.9 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; See Table 1 for external components used in the tests below.

Figure 4. Efficiency vs. input voltage


Figure 6. Input current vs. $\mathrm{V}_{\mathrm{IN}}$ no load

Figure 5. Efficiency vs. output current


Figure 7. Max. power output vs. $\mathrm{V}_{\mathrm{IN}}$, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Figure 9. Startup and inrush $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}$, no load


Figure 10. Step-up CCM operation

$\mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\text {INA }}=\mathrm{V}_{\text {INP }}=3.7 \mathrm{~V}, \mathrm{I}_{\mathrm{MID}}=100 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Figure 11. Inverting CCM operation


Figure 13. Output voltage vs. input voltage $\mathrm{I}_{\mathrm{O}}=200 \mathrm{~mA}, \mathrm{~V}_{\mathrm{O} 2}=-4.9 \mathrm{~V}$



## 6 Detailed description

### 6.1 SWIRE

- Protocol: to digitally communicate over a single cable with single-wire components
- Single-wire's 3 components:

1. an external MCU
2. wiring and associated connectors
3. the STOD03AS device with a dedicated single-wire pin.

### 6.1.1 $\quad S_{\text {WIRE }}$ features and benefits

- Fully digital signal
- No handshake needed
- Protection against glitches and spikes though an internal low pass filter acting on falling edges
- Uses a single wire (plus analog ground) to accomplish both communication and power control transmission
- Simplified design with an interface protocol that supplies control and signaling over a single-wire connection to set the output voltages.


### 6.1.2 $S_{\text {WIRE }}$ protocol

- $\quad$ Single-wire protocol uses conventional CMOS/TTL logic levels (maximum 0.6 V for logic "zero" and a minimum 1.2 V for logic "one") with operation specified over a supply voltage range of 2.5 V to 4.5 V
- Both master (MCU) and slave (STOD03AS) are configured to permit bit sequential data to flow only in one direction at a time; master initiates and controls the device
- Data is bit-sequential with a START bit and a STOP bit
- Signal is transferred in real time
- System clock is not required; each single-wire pulse is self-clocked by the oscillator integrated in the master and is asserted valid within a frequency range of 250 kHz (maximum).


### 6.1.3 $\quad S_{\text {WIRE }}$ basic operations

- The negative output voltage levels are selectable within a wide range (steps of 100 mV )
- The device can be enabled / disabled via SWIRE in combination with the Enable pin.


### 6.2 Negative output voltage levels

Table 7. Negative output voltage levels

| Pulse | $\mathbf{V}_{\mathbf{O} 2}$ | Pulse | $\mathbf{V}_{\mathbf{O 2}}$ | Pulse | $\mathbf{V}_{\mathbf{O 2}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | -5.4 | 11 | -4.4 | 21 | -3.4 |
| 2 | -5.3 | 12 | -4.3 | 22 | -3.3 |
| 3 | -5.2 | 13 | -4.2 | 23 | -3.2 |
| 4 | -5.1 | 14 | -4.1 | 24 | -3.1 |
| 5 | -5.0 | 15 | -4.0 | 25 | -3.0 |
| $6^{(1)}$ | -4.9 | 16 | -3.9 | 26 | -2.9 |
| 7 | -4.8 | 17 | -3.8 | 27 | -2.8 |
| 8 | -4.7 | 18 | -3.7 | 28 | -2.7 |
| 9 | -4.6 | 19 | -3.6 | 29 | -2.6 |
| 10 | -4.5 | 20 | -3.5 | 30 | -2.5 |
|  |  |  |  | 31 | -2.4 |

1. Default output voltage.

Table 8. Enable and S WIRE operation table ${ }^{(1)}$

| Enable | S $_{\text {WIRE }}$ | Action |
| :---: | :---: | :---: |
| Low | Low | Device off |
| Low | High | Negative output set by SWIRE |
| High | Low | Default negative output voltage |
| High | High | Default negative output voltage |

1. The Enable pin must be set to AGND while using the $\mathrm{S}_{\text {WIRE }}$ function.

## 7 Application information

### 7.1 External passive components

### 7.1.1 Inductor selection

Magnetic shielded low ESR power inductors must be chosen as the key passive components for switching converters.

For the step-up converter an inductance between $4.7 \mu \mathrm{H}$ and $6.8 \mu \mathrm{H}$ is recommended.
For the inverting stage the suggested inductance ranges from $3.3 \mu \mathrm{H}$ to $4.7 \mu \mathrm{H}$.
It is very important to select the right inductor according to the maximum current the inductor can handle to avoid saturation. The step-up and the inverting peak current can be calculated as follows:

## Equation 1

$$
\mathrm{I}_{\text {PEAK-BOOST }}=\frac{\mathrm{V}_{\text {MID }} \times \mathrm{I}_{\mathrm{OUT}}}{\eta 1 \times \mathrm{VIN}_{\mathrm{MIN}}}+\frac{\mathrm{VIN}_{\text {MIN }} \times\left(\mathrm{V}_{\mathrm{MID}}-\mathrm{VIN}_{\mathrm{MIN}}\right)}{2 \times \mathrm{V}_{\mathrm{MID}} \times \mathrm{fs} \times \mathrm{L} 1}
$$

## Equation 2

$$
I_{\text {PEAK-INVERTING }}=\frac{\left(V I N_{\text {MIN }}-V O 2_{\text {MIN }}\right) \times I_{\text {OUT }}}{\eta 2 \times V I N_{\text {MIN }}}+\frac{V I N_{\text {MIN }} \times V O 2_{\text {MIN }}}{2 \times\left(V O 2_{\text {MIN }}-V I N_{\text {MIN }}\right) \times f S \times L 2}
$$

where
$\mathrm{V}_{\text {MID }}$ : step-up output voltage, fixed at 4.6 V ;
$\mathrm{V}_{\mathrm{O} 2}$ : inverting output voltage including sign (minimum value is the absolute maximum value);
$I_{0}$ : output current for both DC-DC converters;
$\mathrm{V}_{\mathrm{IN}}$ : input voltage for the STOD03AS;
$\mathrm{f}_{\mathrm{s}}$ : switching frequency. Use the minimum value of 1.2 MHz for the worst case;
$\eta 1$ : efficiency of step-up converter. Typical value is 0.85 ;
$\eta 2$ : efficiency of inverting converter. Typical value is 0.75 .
The negative output voltage can be set via $\mathrm{S}_{\text {WIRE }}$ at -5.4 V . Accordingly, the inductor peak current, at the maximum load condition, increases. A proper inductor, with a saturation current as a minimum of 1 A , is preferred.

### 7.1.2 Input and output capacitor selection

It is recommended to use X5R or X7R low ESR ceramic capacitors as input and output capacitors in order to filter any disturbance present in the input line and to obtain stable operation for the two switching converters. A minimum real capacitance value of $6 \mu \mathrm{~F}$ must be guaranteed for $\mathrm{C}_{\mathrm{MID}}$ and $\mathrm{C}_{\mathrm{O} 2}$ in all conditions. Considering tolerance, temperature variation and DC polarization, a $10 \mu \mathrm{~F}, 10 \mathrm{~V} \pm 10 \%$ capacitor as $\mathrm{C}_{\mathrm{MID}}$ and $2 \times 10 \mu \mathrm{~F}, 10 \mathrm{~V}$ $\pm 10 \%$ as $\mathrm{C}_{\mathrm{O} 2}$, can be used to achieve the required $6 \mu \mathrm{~F}$.

### 7.2 Recommended PCB layout

The STOD03AS is high frequency power switching device and therefore requires a proper PCB layout in order to obtain the necessary stability and optimize line/load regulation and output voltage ripple.

Analog input ( $\mathrm{V}_{\mathrm{INA}}$ ) and power input ( $\mathrm{V}_{\mathrm{INP}}$ ) must be kept separated and connected together at the $\mathrm{C}_{\mathrm{IN}}$ pad only. The input capacitor must be as close as possible to the IC.

In order to minimize the ground noise, a common ground node for power ground and a different one for analog ground must be used. In the recommended layout, the AGND node is placed close to $C_{\text {REF }}$ ground while the PGND node is centered at $C_{\mathbb{I N}}$ ground. They are connected by a separated layer routing on the bottom through vias.

The exposed pad is connected to AGND through vias.

Figure 14. Top layer and silk-screen (top view, not to scale)


Figure 15. Bottom layer and silk-screen (top view, not to scale)


## 8 Detailed description

### 8.1 General description

The STOD03AS is a high efficiency dual DC-DC converter which integrates a step-up and inverting power stage suitable for supplying AMOLED panels. Thanks to the high level of integration it needs only 6 external components to operate and it achieves very high efficiency using a synchronous rectification technique for each of the two DC-DC converters.

The controller uses an average current mode technique in order to obtain good stability and precise voltage regulation in all possible conditions of input voltage, output voltage, and output current. In addition, the peak inductor current is monitored in order to avoid saturation of the coils.
The STOD03AS implements a power saving technique in order to maintain high efficiency at very light load and it switches to PWM operation as the load increases in order to guarantee the best dynamic performances and low noise operation.

The STOD03AS avoids battery leakage thanks to the true-shutdown feature and it is self protected from overtemperature. Undervoltage lockout and soft-start guarantee proper operation during startup.

### 8.1.1 Multiple operation modes

Both the step-up and the inverting stage of the STOD03AS operate in three different modes: pulse skipping (PS), discontinuous conduction mode (DCM) and continuous conduction mode (CCM). It switches automatically between the three modes according to input voltage, output current, and output voltage conditions.

### 8.1.2 Pulse skipping operation

The STOD03AS works in pulse skipping mode when the load current is below some tens of mA . The load current level at which this way of operation occurs depends on input voltage only for the step-up converter and on input voltage and negative output voltage $\left(\mathrm{V}_{\mathrm{O} 2}\right)$ for the inverting converter.

### 8.1.3 Discontinuous conduction mode

When the load increases above a few mA, the STOD03AS enters DCM operation. In order to obtain this type of operation the controller must avoid the inductor current going negative. The discontinuous mode detector (DMD) blocks sense the voltage across the synchronous rectifiers (P1B for the step-up and N2 for the inverting) and turn off the switches when the voltage crosses a defined threshold which, in turn, represents a certain current in the inductor. This current can vary according to the slope of the inductor current which depends on input voltage, inductance value, and output voltage.

### 8.1.4 Continuous conduction mode

At medium/high output loads, the STOD03AS enters full CCM at constant switching frequency mode for each of the two DC-DC converters.

### 8.1.5 Enable pin

The device operates when the EN pin is set high. If the EN pin is set low, the device stops switching, and all the internal blocks are turned off. In this condition the current drawn from $\mathrm{V}_{\text {INP }} / \mathrm{V}_{\text {INA }}$ is below $1 \mu \mathrm{~A}$ in the whole temperature range. In addition, the internal switches are in an OFF state so the load is electrically disconnected from the input, this avoids unwanted current leakage from the input to the load.

When the EN is pulled high, the P1B switch is turned on for $100 \mu \mathrm{~s}$. In normal operation, during this time, apart of a small drop due to parasitic resistance, $\mathrm{V}_{\mathrm{MID}}$ reaches $\mathrm{V}_{\mathrm{IN}}$. If, after this $100 \mu \mathrm{~s}, \mathrm{~V}_{\text {MID }}$ stays below $\mathrm{V}_{\text {IN }}$, the P1B is turned off and stays off until a new pulse is applied to the EN. This mechanism avoids the STOD03AS starting if a short-circuit is present on $\mathrm{V}_{\text {MID }}$.

### 8.1.6 Soft-start and inrush current limiting

After the EN pin is pulled high, or after a suitable voltage is applied to $\mathrm{V}_{\text {INP }}, \mathrm{V}_{\text {INA }}$ and EN , the device initiates the startup phase.

As a first step, the $\mathrm{C}_{\text {MID }}$ capacitor is charged and the P1B switch implements a current limiting technique in order to keep the charge current below 400 mA . This avoids the battery overloading during startup.
After $\mathrm{V}_{\text {MID }}$ reaches the $\mathrm{V}_{\text {INP }}$ voltage level, the P 1 B switch is fully turned on and the soft-start procedure for the step-up is started. After around 2 ms the soft-start for the inverting is started. The positive and negative voltages are under regulation at around 6 ms after the EN pin is asserted high.

### 8.1.7 Undervoltage lockout

The undervoltage lockout function avoids improper operation of the STOD03AS when the input voltage is not high enough. When the input voltage is below the UVLO threshold the device is in shutdown mode. The hysteresis of 50 mV avoids unstable operation when the input voltage is close to the UVLO threshold.

### 8.1.8 Overtemperature protection

An internal temperature sensor continuously monitors the IC junction temperature. If the IC temperature exceeds $140^{\circ} \mathrm{C}$, typical, the device stops operating. As soon as the temperature falls below $125^{\circ} \mathrm{C}$, typical, normal operation is restored.

### 8.1.9 Short-circuit protection

When short-circuit occurs, the device is able to detect the voltage difference between $\mathrm{V}_{\mathrm{IN}}$ and $\mathrm{V}_{\text {MID }}$. Overshoots on LX1 are limited, decreasing the inductor current. After that, the output stages of the device are turned off. This status is maintained, avoiding current flowing to the load. A new ENABLE transition is needed to restart the device. During startup the short-circuit protection is active.

### 8.1.10 Fast discharge

When ENABLE turns from high to low level, the device goes into shutdown mode and LX1 and LX2 stop switching. Then, the discharge switch between $\mathrm{V}_{\text {MID }}$ and $\mathrm{V}_{\text {IN }}$ and the switch between $\mathrm{V}_{\mathrm{O} 2}$ and GND turn on and discharge the positive output voltage and negative output voltage. When the output voltages are discharged to 0 V , the switches turn off and the outputs are high impedance.

## $9 \quad$ Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ${ }^{\circledR}$ packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

Table 9. DFN 12L 3X3 mechanical data

| Dim. | mm |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |
| A | 0.51 | 0.55 | 0.60 |
| A1 | 0 | 0.02 | 0.05 |
| A3 | 0.18 | 0.20 |  |
| b | 2.85 | 0.25 | 0.30 |
| D | 1.87 | 3 | 3.15 |
| D2 | 2.85 | 2.02 | 2.12 |
| E | 1.06 | 3 | 3.15 |
| E2 |  | 1.21 | 1.31 |
| e | 0.30 | 0.45 |  |
| L |  | 0.40 | 0.50 |

Figure 16. DFN 12L 3X3 drawing


Figure 17. DFN 12L 3X3 footprint ${ }^{(a)}$

a. All dimensions are in millimeters

## 10 Revision history

Table 10. Document revision history

| Date | Revision | Changes |
| :---: | :---: | :--- |
| 20-Dec-2011 | 1 | Initial release. |
| $28-J u l-2013$ | 2 | Updated Table 5: Thermal data on page 7, Table 6: Electrical characteristics <br> on page 8 and Section 9: Package mechanical data. |

## Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

$$
\text { © } 2013 \text { STMicroelectronics - All rights reserved }
$$

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

## www.st.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Voltage Regulators category:
Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB KE177614
MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG
SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 NCP81241MNTXG LTM8064IY LT8315EFE\#TRPBF LTM4668AIY\#PBF
NCV1077CSTBT3G XCL207A123CR-G MPM54304GMN-0002 MPM54304GMN-0004 MPM54304GMN-0003
XDPE132G5CG000XUMA1 MP8757GL-P MIC23356YFT-TR LD8116CGL HG2269M/TR OB2269 XD3526 U6215A U6215B U6620S
LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM + XC9236D08CER-G ISL95338IRTZ MP3416GJ-P BD9S201NUXCE2 MP5461GC-Z MPQ4415AGQB-Z MPQ4590GS-Z MAX38640BENT18+T MAX77511AEWB+ MAX20406AFOD/VY+

