## 250 mA dual DC-DC converter for powering AMOLED displays

## Features

- Step-up and inverter converters
- Operating input voltage range from 2.5 V to 4.5 V
- Synchronous rectification for both DC-DC converters
- Minimum 250 mA output current
- 4.6 V fixed positive output voltage
- Programmable negative voltage by $\mathrm{S}_{\text {WIRE }}$ from -2.4 V to -6.4 V at 100 mV steps
- Typical efficiency: $85 \%$
- Pulse skipping mode in light load condition
- 1.5 MHz PWM mode control switching frequency
- TDMA noise high immunity
- Enable pin for shutdown mode
- Low quiescent current in shutdown mode
- Soft-start with inrush current protection
- Overtemperature protection
- Temperature range: $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
- True-shutdown mode
- Fast discharge outputs of the circuits after shutdown
- Short-circuit protection
- Package DFN12L ( $3 \times 3 \mathrm{~mm}$ ) 0.6 mm height


## Applications

- Active matrix AMOLED power supply in portable devices
- Cellular phones
- Camcorders and digital still cameras


## Table 1. Device summary

| Order code | Positive voltage | Negative voltage | Package | Packaging |
| :---: | :---: | :---: | :---: | :---: |
| STOD13ASTPUR | 4.6 V | -2.4 V to -6.4 V | DFN12L $(3 \times 3 \mathrm{~mm})$ | 3000 parts per reel |

## Contents

1 Schematic ..... 3
2 Pin configuration ..... 5
3 Maximum ratings ..... 6
4 Electrical characteristics ..... 7
5 Typical performance characteristics ..... 10
6 Detailed description ..... 12
6.1 $S_{\text {WIRE }}$ ..... 12
6.1.1 $S_{\text {WIRE }}$ features and benefits ..... 12
6.1.2 $S_{\text {WIRE }}$ protocol ..... 12
6.1.3 $S_{\text {WIRE }}$ basic operations ..... 12
6.2 Negative output voltage levels ..... 12
6.3 Enable, S SIRE and FD ..... 13
7 Application information ..... 14
7.1 External passive components ..... 14
7.1.1 Inductor selection ..... 14
7.1.2 Input and output capacitor selection ..... 14
7.2 Recommended PCB layout ..... 15
8 Detailed description ..... 17
8.1 General description ..... 17
8.1.1 Multiple operation modes ..... 17
8.1.2 Pulse skipping operation ..... 17
8.1.3 Discontinuous conduction mode ..... 17
8.1.4 Continuous conduction mode ..... 17
8.1.5 Enable pin ..... 18
8.1.6 Soft-start and inrush current limiting ..... 18
8.1.7 Undervoltage lockout ..... 18
8.1.8 Overtemperature protection ..... 18
8.1.9 Short-circuit protection during soft-start (SSD) ..... 18
8.1.10 Overload protection (OLP) ..... 18
8.1.11 Short-circuit protection (SCP) ..... 19
8.1.12 Fast discharge ..... 19
9 Package mechanical data ..... 20
10 Revision history ..... 24

## 1 <br> Schematic

Figure 1. Application schematic


Table 2. Typical external components

| Comp. | Manufacturer | Part number | Value | Size | Ratings |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{L}_{1}{ }^{(1)}$ | CoilCraft <br> Murata | LPS4012-472ML LQH3NPN4R7MM0 | $4.7 \mu \mathrm{H}$ | $\begin{aligned} & 4.0 \times 4.0 \times 1.2 \\ & 3.0 \times 3.0 \times 1.5 \end{aligned}$ | $\begin{aligned} & \pm 20 \%, \mathrm{I}=1.7 \mathrm{~A}, \mathrm{R}=0.175 \Omega \\ & \pm 20 \%, \mathrm{I}=1.25 \mathrm{~A}, \mathrm{R}=0.13 \Omega \end{aligned}$ |
| $\mathrm{L}_{2}{ }^{(2)}$ | CoilCraft Murata | LPS4012-472ML LQH3NPN4R7MM0 | $4.7 \mu \mathrm{H}$ | $\begin{aligned} & 4.0 \times 4.0 \times 1.2 \\ & 3.0 \times 3.0 \times 1.5 \end{aligned}$ | $\begin{aligned} \pm 20 \%, I & =1.7 \mathrm{~A}, \mathrm{R}=0.175 \Omega \\ 20 \%, \mathrm{I} & =1.25 \mathrm{~A}, \mathrm{R}=0.13 \Omega \end{aligned}$ |
| $\mathrm{C}_{\text {IN }}$ | Murata Taiyo YudeN | GRM219R61A106KE44 LMK212BJ106KD-T | $2 \times 10 \mu \mathrm{~F}$ | 0805 | $\begin{aligned} & \pm 10 \%, \text { X5R, } 10 \mathrm{~V} \\ & \pm 10 \%, \text { X5R, } 10 \mathrm{~V} \end{aligned}$ |
| $\mathrm{C}_{\text {MID }}$ | Murata Taiyo YudeN | GRM219R61A106KE44 LMK212BJ106KD-T | 10」F | $\begin{aligned} & 0805 \\ & 0805 \end{aligned}$ | $\begin{aligned} & \pm 10 \%, \text { X5R, } 10 \mathrm{~V} \\ & \pm 10 \%, \text { X5R, } 10 \mathrm{~V} \end{aligned}$ |
| $\mathrm{C}_{\mathrm{O} 2}$ | Murata Taiyo YudeN | GRM219R61A106KE44 LMK212BJ106KD-T | $2 \times 10 \mu \mathrm{~F}$ | $\begin{aligned} & 0805 \\ & 0805 \end{aligned}$ | $\begin{aligned} & \pm 10 \%, \text { X5R, 10V } \\ & \pm 10 \%, \text { X5R, } 10 \mathrm{~V} \end{aligned}$ |
| $\mathrm{C}_{\text {REF }}$ | Murata Taiyo YudeN | GRM185R60J105KE26 JMK107BJ105KK-T | $1 \mu \mathrm{~F}$ | $\begin{aligned} & 0603 \\ & 0603 \end{aligned}$ | $\begin{aligned} & \pm 10 \%, \text { X5R, } 6.3 V \\ & \pm 10 \%, \text { X5R, } 6.3 V \end{aligned}$ |

1. A 250 mA load can be provided with inductor saturation current as a minimum of 0.9 A .
2. At -6.4 V, a 250 mA load can be provided with inductor saturation current as a minimum of 1.5 A . See Section 7.1.1.

Note: $\quad$ All the above components refer to the typical application performance characteristics. Operation of the device is not limited to the choice of these external components. Inductor values ranging from $3.3 \mu \mathrm{H}$ to $6.8 \mu \mathrm{H}$ can be used together with the STOD13AS.

Figure 2. Block schematic


## 2 Pin configuration

Figure 3. Pin configuration (top view)

|  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $L_{x 1}$ | - |  | (-12- | $V_{\text {INP }}$ |
| PGND | 2-1 |  | (11- | $V_{\text {INA }}$ |
| $V_{\text {MID }}$ | - ${ }^{-1}$ |  | (10) | $L_{\text {x2 }}$ |
| FD | - ${ }^{-1}$ |  | (-9-1 | $V_{02}$ |
| AGND | $5{ }^{-1}$ |  | (8-8 | EN |
| $V_{\text {REF }}$ | - ${ }^{-}$) |  | $\bigcirc 7$ | $S_{\text {WIRE }}$ |

Table 3. Pin description

| Pin name | Pin $\mathrm{n}^{\circ}$ | Description |
| :---: | :---: | :---: |
| Lx ${ }_{1}$ | 1 | Boost converter switching node |
| PGND | 2 | Power ground pin |
| $\mathrm{V}_{\text {MID }}$ | 3 | Boost converter output voltage |
| FD | 4 | Fast discharge control pin. When pulled LOW, the fast discharge after shutdown is active. When pulled HIGH, the fast discharge is OFF |
| AGND | 5 | Signal ground pin. This pin must be connected to the power ground layer |
| $V_{\text {REF }}$ | 6 | Voltage reference output. $1 \mu \mathrm{~F}$ bypass capacitor must be connected between this pin and AGND |
| $S_{\text {WIRE }}$ | 7 | Negative voltage setting pin |
| EN | 8 | Enable control pin. High = converter on; Low = converter in shutdown mode |
| $\mathrm{V}_{\mathrm{O} 2}$ | 9 | Inverting converter output voltage |
| $\mathrm{Lx}_{2}$ | 10 | Inverting converter switching node |
| $\mathrm{V}_{\text {IN A }}$ | 11 | Analogic input supply voltage |
| $V_{\text {IN P }}$ | 12 | Power input supply voltage |
|  | Exposed pad | Internally connected to AGND. Exposed pad must be connected to ground layers in the PCB layout in order to guarantee proper operation of the device |

## 3 Maximum ratings

Table 4. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {INA }}, \mathrm{V}_{\text {INP }}$ | DC supply voltage | -0.3 to 6 | V |
| $\mathrm{EN}, \mathrm{S}_{\mathrm{WIRE}}$ | Logic input pins | -0.3 to 4.6 | V |
| FD | Logic input pin | -0.3 to $\mathrm{V}_{\text {INA }}+0.3$ | V |
| $\mathrm{IL}_{\mathrm{X} 2}$ | Inverting converter switching current | Internally limited | A |
| $\mathrm{L}_{\mathrm{X} 2}$ | Inverting converter switching node voltage | -10 to $\mathrm{V}_{\text {INP }}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{O} 2}$ | Inverting converter output voltage | -10 to $\mathrm{AGND}+0.3$ | V |
| $\mathrm{~V}_{\text {MID }}$ | Step-up converter and LDO output voltage | -0.3 to 6 | V |
| $\mathrm{~L}_{\mathrm{X} 1}$ | Step-up converter switching node voltage | -0.3 to $\mathrm{V}_{\text {MID }}+0.3$ | V |
| $\mathrm{IL}_{\mathrm{X} 1}$ | Step-up converter switching current | Internally limited | A |
| $\mathrm{V}_{\text {REF }}$ | Reference voltage | -0.3 to 3 | V |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation | Internally limited | mW |
| $\mathrm{T}_{\mathrm{STG}}$ | Storage temperature range | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Maximum junction temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| ESD | Human body model protection | $\pm 2$ | kV |
|  | Machine body model protection | 200 | V |

Note: $\quad$ Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

The Lx1 and Lx2 have high slew rate and they can be over the absolute maximum rating during operation due to the parasitic inductance in the PCB and scope probe. An absolute maximum rating of $L x 1$ and $L x 2$ is related to voltage supplied by an external source so the internally generated Lx1 and Lx2 voltage during normal operation doesn't damage the chipset.

Table 5. Thermal data

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{R}_{\text {thJA }}$ | Thermal resistance junction-ambient | 33 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {thJC }}$ | Thermal resistance junction-case (FR-4 PCB) ${ }^{(1)}$ | 2.12 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

1. The package is mounted on a 4-layer (2S2P) JEDEC board as per JESD51-7.

## 4 Electrical characteristics

$\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{INA}}=\mathrm{V}_{\mathrm{INP}}=3.7 \mathrm{~V}, \mathrm{I}_{\mathrm{MID}, \mathrm{O} 2}=30 \mathrm{~mA}, \mathrm{C}_{\mathrm{IN}}=2 \times 10 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{MID}}=10 \mu \mathrm{~F}$,
$\mathrm{C}_{\mathrm{O} 2}=2 \times 10 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{REF}}=1 \mu \mathrm{~F}, \mathrm{~L} 1=\mathrm{L} 2=4.7 \mu \mathrm{H}, \mathrm{V}_{\mathrm{EN}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{MID}}=4.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{O} 2}=-4.9 \mathrm{~V}$ unless otherwise specified.

Table 6. Electrical characteristics


Table 6. Electrical characteristics (continued)

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{V}_{\text {MID LT }}$ | Line transient | $\begin{aligned} & \mathrm{V}_{\mathrm{INA}, \mathrm{P}}=3.4 \mathrm{~V} \text { to } 2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{MID}}=100 \mathrm{~mA} ; \mathrm{T}_{\mathrm{R}}=\mathrm{T}_{\mathrm{F}}=10 \mu \mathrm{~s} \end{aligned}$ |  | -10 |  | mV |
| $\Delta \mathrm{V}_{\text {MID T }}$ | Load transient response | $I_{\text {MID }}=3$ to 30 mA and $\mathrm{I}_{\text {MID }}=30$ <br> to $3 \mathrm{~mA}, \mathrm{~T}_{\mathrm{R}}=\mathrm{T}_{\mathrm{F}}=150 \mu \mathrm{~s}$ |  | $\pm 20$ |  | mV |
|  |  | $\begin{array}{\|l} \hline \mathrm{I}_{\mathrm{MID}}=10 \text { to } 100 \mathrm{~mA} \text { and } \\ \mathrm{I}_{\mathrm{MID}}=100 \text { to } 10 \mathrm{~mA}, \\ \mathrm{~T}_{\mathrm{R}}=\mathrm{T}_{\mathrm{F}}=150 \mu \mathrm{~s} \\ \hline \end{array}$ |  | $\pm 25$ |  | mV |
| TDMA Noise | Undershoot/overshoot | $\underset{\substack{(1)}}{\mathrm{M}_{\text {(1D }}}=10$ to $50 \mathrm{~mA} ; \mathrm{I}_{\mathrm{O} 2}$ no load |  | $\pm 20$ |  | mV |
|  | Static variation between low and high $\mathrm{V}_{\mathrm{IN}}$ level |  |  | 4 |  |  |
| $\mathrm{I}_{\text {MID MAX }}$ | Maximum output current | $\mathrm{V}_{\text {INA, } \mathrm{P}}=2.9 \mathrm{~V}$ to 4.5 V | 250 |  |  | mA |
| I-L 1max $^{\text {m }}$ | Step-up inductor peak current | $V_{\text {MID }} 10 \%$ below nominal value | 1.08 |  | 1.32 | A |

## Step-up converter section

| $\mathrm{R}_{\text {DSON }}{ }^{\text {P1 }}$ | P-channel static drain-source ON resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{INA}}=\mathrm{V}_{\mathrm{INP}}=3.7 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{SW}-\mathrm{P} 1}=100 \mathrm{~mA} \end{aligned}$ |  | 1.0 | 2.0 | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {DSON }} \mathrm{N} 1$ | N -channel static drain-source ON resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{INA}}=\mathrm{V}_{\mathrm{INP}}=3.7 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{SW}-\mathrm{N} 1}=100 \mathrm{~mA} \end{aligned}$ |  | 0.4 | 1.0 | $\Omega$ |
| Inverting converter section |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{O} 2}$ | Negative output voltage range | 41 different values set by $S_{\text {WIRE }}$ Pin (see Section 6.1.2) | -6.4 |  | -2.4 | V |
|  | Negative output voltage |  |  | -4.9 |  | V |
|  | Negative output voltage total variation | $\mathrm{V}_{\text {INA }}=\mathrm{V}_{\text {INP }}=2.9 \mathrm{~V}$ to 4.5 V ; $\mathrm{I}_{\mathrm{O} 2}=5 \mathrm{~mA}$ to $250 \mathrm{~mA}, \mathrm{I}_{\mathrm{MID}}$ no load $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | -1.7 |  | 1.7 | \% |
| $\Delta \mathrm{V}_{\text {O2 LT }}$ | Line transient | $\begin{aligned} & \mathrm{V}_{\mathrm{INA}, \mathrm{P}}=3.4 \mathrm{~V} \text { to } 2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{O} 2}=100 \mathrm{~mA}, \mathrm{~T}_{\mathrm{R}}=\mathrm{T}_{\mathrm{F}}=10 \mu \mathrm{~s} \end{aligned}$ |  | +10 |  | mV |
| $\Delta \mathrm{V}_{\mathrm{O} 2 \mathrm{~T}}$ | Load transient response | $\mathrm{I}_{\mathrm{O} 2}=3$ to 30 mA and $\mathrm{I}_{\mathrm{O} 2}=30$ to $3 \mathrm{~mA}, \mathrm{~T}_{\mathrm{R}}=\mathrm{T}_{\mathrm{F}}=150 \mu \mathrm{~s}$ |  | $\pm 20$ |  | mV |
|  |  | $\mathrm{I}_{\mathrm{O} 2}=10$ to 100 mA and $\mathrm{I}_{\mathrm{O} 2}=100$ to 10 mA , $\mathrm{T}_{\mathrm{R}}=\mathrm{T}_{\mathrm{F}}=150 \mu \mathrm{~s}$ |  | $\pm 25$ |  | mV |
| TDMA Noise | Undershoot/overshoot | $\mathrm{I}_{(\mathrm{T})}=10$ to $50 \mathrm{~mA} ; \mathrm{I}_{\mathrm{MID}}$ no load |  | $\pm 20$ |  | mV |
|  | Static variation between low and high $\mathrm{V}_{\text {IN }}$ level |  |  | 5 |  |  |
| $\mathrm{I}_{\text {O2 MAX }}$ | Maximum output current | $\mathrm{V}_{\text {INA, } \mathrm{P}}=2.9 \mathrm{~V}$ to 4.5 V | -250 |  |  | mA |
| I-L2max | Inverting peak current | $\mathrm{V}_{\mathrm{O} 2}$ below $10 \%$ of nominal value | -1.6 |  | -1.3 | A |
| $\mathrm{R}_{\text {DSon }} \mathrm{P}^{2}$ | P-channel static drain-source ON resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{INA}}=\mathrm{V}_{\mathrm{INP}}=3.7 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{SW}-\mathrm{P} 2}=100 \mathrm{~mA} \\ & \hline \end{aligned}$ |  | 0.42 | 0.8 | $\Omega$ |

Table 6. Electrical characteristics (continued)

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {DSON }} \mathrm{N} 2$ | N -channel static drain-source ON resistance | $\begin{aligned} & \mathrm{V}_{\text {INA }}=\mathrm{V}_{\text {INP }}=3.7 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{SW}-\mathrm{N} 2}=100 \mathrm{~mA} \end{aligned}$ |  | 0.43 | 0.8 | $\Omega$ |
| Thermal shutdown |  |  |  |  |  |  |
| OTP | Overtemperature protection |  |  | 140 |  | ${ }^{\circ} \mathrm{C}$ |
| OTP $_{\text {HYSt }}$ | Overtemperature protection hysteresis |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |
| Discharge resistor |  |  |  |  |  |  |
| $\mathrm{R}_{\text {DIS }}$ | Resistor value | No load, EN=SW=FD=Low |  | 400 |  | $\Omega$ |
| $\mathrm{T}_{\text {DIS }}$ | Discharge time | No load, EN=SW=FD=Low, $\mathrm{V}_{\mathrm{MID}}-\mathrm{V}_{\mathrm{O} 2}$ at $10 \%$ of nominal value |  | 10 |  | ms |

1. $\mathrm{V}_{\mathrm{INA}, \mathrm{P}}=4.2$ to $3.7 \mathrm{~V}, 3.7$ to $3.2 \mathrm{~V}, 3.4$ to $2.9 \mathrm{~V}, \mathrm{f}=200 \mathrm{~Hz} ; \mathrm{t}_{\mathrm{ON}}=3.65 \mathrm{~ms} ; \mathrm{t}_{\mathrm{OFF}}=1.25 \mathrm{~ms} ; \mathrm{T}_{\mathrm{R}}=\mathrm{T}_{\mathrm{F}}=10 \mu \mathrm{~s}$, pulse signal.

## 5 Typical performance characteristics

$\mathrm{V}_{\text {INA }}=\mathrm{V}_{\text {INP }}=3.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{O} 2}=-4.9 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$; See Table 1 for external components used in the tests below.

Figure 4. Maximum power output vs. input voltage


Figure 5. Efficiency vs. output current


Figure 7. Soft-start and inrush current

Figure 6. Total system efficiency vs. ILOAD



Figure 8. Fast discharge no load, EN=SW=FD=Low


Figure 10. Step-up CCM operation


## 6 Detailed description

## 6.1 $\mathrm{S}_{\text {WIRE }}$

- Protocol: to digitally communicate over a single cable with single-wire components
- Single-wire's 3 components:

1. an external MCU
2. wiring and associated connectors
3. the STOD13AS device with a dedicated single-wire pin.

### 6.1.1 $\quad S_{\text {WIRE }}$ features and benefits

- Fully digital signal
- No handshake needed
- Protection against glitches and spikes though an internal low pass filter acting on falling edges
- Uses a single wire (plus analog ground) to accomplish both communication and power control transmission
- Simplify design with an interface protocol that supplies control and signaling over a single-wire connection to set the output voltages.


### 6.1.2 SWIRE $^{\text {protocol }}$

- $\quad$ Single-wire protocol uses conventional CMOS/TTL logic levels (maximum 0.6 V for logic "zero" and a minimum 1.2 V for logic "one") with operation specified over a supply voltage range of 2.5 V to 4.5 V
- Both master (MCU) and slave (STOD13AS) are configured to permit bit sequential data to flow only in one direction at a time; master initiates and controls the device
- Data is bit-sequential with a START bit and a STOP bit
- Signal is transferred in real time
- System clock is not required; each single-wire pulse is self-clocked by the oscillator integrated in the master and is asserted valid within a frequency range of 250 kHz (maximum).


### 6.1.3 $\quad S_{\text {WIRE }}$ basic operations

- The negative output voltage levels are selectable within a wide range (steps of 100 mV )
- The device can be enabled / disabled via SWIRE in combination with the Enable pin.


### 6.2 Negative output voltage levels

Table 7. Negative output voltage levels

| Pulse | $\mathbf{V}_{\mathbf{O 2}}$ | Pulse | $\mathbf{V}_{\mathbf{O} 2}$ | Pulse | $\mathbf{V}_{\mathbf{O 2}}$ | Pulse | $\mathbf{V}_{\mathbf{O 2}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | -6.4 | 11 | -5.4 | 21 | -4.4 | 31 | -3.4 |
| 2 | -6.3 | 12 | -5.3 | 22 | -4.3 | 32 | -3.3 |
| 3 | -6.2 | 13 | -5.2 | 23 | -4.2 | 33 | -3.2 |
| 4 | -6.1 | 14 | -5.1 | 24 | -4.1 | 34 | -3.1 |
| 5 | -6.0 | 15 | -5.0 | 25 | -4.0 | 35 | -3.0 |
| 6 | -5.9 | $16{ }^{(1)}$ | -4.9 | 26 | -3.9 | 36 | -2.9 |
| 7 | -5.8 | 17 | -4.8 | 27 | -3.8 | 37 | -2.8 |
| 8 | -5.7 | 18 | -4.7 | 28 | -3.7 | 38 | -2.7 |
| 9 | -5.6 | 19 | -4.6 | 29 | -3.6 | 39 | -2.6 |
| 10 | -5.5 | 20 | -4.5 | 30 | -3.5 | 40 | -2.5 |
|  |  |  |  |  |  | 41 | -2.4 |

1. Default value.

### 6.3 Enable, S $_{\text {WIRE }}$ and FD

Table 8. Enable and SWIRE operation table ${ }^{(1)}$

| Enable | S $_{\text {WIRE }}$ | Action |
| :---: | :---: | :---: |
| Low | Low | Device off |
| Low | High | Negative output set by S |
| HiRE |  |  |
| High | Low | Default negative output voltage |
| High | Default negative output voltage |  |

1. The Enable pin must be set to AGND while using the S WIRE function.

Table 9. Fast discharge operation table

| FD pin | Action |
| :---: | :--- |
| Low | Fast discharge active after IC shutdown |
| High | No fast discharge function |

## 7 Application information

### 7.1 External passive components

### 7.1.1 Inductor selection

Magnetic shielded low ESR power inductors must be chosen as the key passive components for switching converters.

For the step-up converter an inductance between $4.7 \mu \mathrm{H}$ and $6.8 \mu \mathrm{H}$ is recommended. For the inverting stage the suggested inductance ranges from $3.3 \mu \mathrm{H}$ to $4.7 \mu \mathrm{H}$. It is very important to select the right inductor according to the maximum current the inductor can handle to avoid saturation. The step-up and the inverting peak current can be calculated as follows:

## Equation 1

$$
\mathrm{I}_{\text {PEAK-BOOST }}=\frac{\mathrm{V}_{\text {MID }} \times \mathrm{I}_{\mathrm{OUT}}}{\eta 1 \times \mathrm{VIN}_{\text {MIN }}}+\frac{\mathrm{VIN}_{\text {MIN }} \times\left(\mathrm{V}_{\mathrm{MID}}-\mathrm{VIN}_{\mathrm{MIN}}\right)}{2 \times \mathrm{V}_{\mathrm{MID}} \times \mathrm{fs} \times \mathrm{L} 1}
$$

## Equation 2

$$
I_{\text {PEAK-INVERTING }}=\frac{\left(V I N_{\text {MIN }}-V O 2_{\text {MIN }}\right) \times I_{\text {OUT }}}{\eta 2 \times V I N_{\text {MIN }}}+\frac{V I N_{\text {MIN }} \times V O 2_{\text {MIN }}}{2 \times\left(V O 2_{\text {MIN }}-V I N_{\text {MIN }}\right) \times f S \times L 2}
$$

where
$\mathrm{V}_{\text {MID }}$ : step-up output voltage, fixed at 4.6 V ;
$\mathrm{V}_{\mathrm{O} 2}$ : inverting output voltage including sign (minimum value is the absolute maximum value);
$\mathrm{I}_{\mathrm{O}}$ : output current for both DC-DC converters;
$\mathrm{V}_{\text {IN }}$ : input voltage of the STOD13AS;
$\mathrm{f}_{\mathrm{s}}$ : switching frequency. Use the minimum value of 1.35 MHz for the worst case;
$\eta 1$ : efficiency of step-up converter. Typical value is 0.70 ;
$\eta 2$ : efficiency of inverting converter. Typical value is 0.60 .
The negative output voltage can be set via $\mathrm{S}_{\text {WIRE }}$ at -6.4 V . Accordingly, the inductor peak current, at the maximum load condition, increases. A proper inductor, with a saturation current as a minimum of 1 A , is preferred.

### 7.1.2 Input and output capacitor selection

It is recommended to use X5R or X7R low ESR ceramic capacitors as input and output capacitors in order to filter any disturbance present in the input line and to obtain stable operation for the two switching converters. A minimum real capacitance value of $6 \mu \mathrm{~F}$ must be guaranteed for $\mathrm{C}_{\mathrm{MID}}$ and $\mathrm{C}_{\mathrm{O} 2}$ in all conditions. Considering tolerance, temperature variation and DC polarization, a $10 \mu \mathrm{~F}, 10 \mathrm{~V} \pm 10 \%$ capacitor as $\mathrm{C}_{\mathrm{MID}}$ and $2 \times 10 \mu \mathrm{~F}, 10 \mathrm{~V}$ $\pm 10 \%$ as $\mathrm{C}_{\mathrm{O} 2}$, can be used to achieve the required $6 \mu \mathrm{~F}$.

### 7.2 Recommended PCB layout

The STOD13AS is a high frequency power switching device and therefore requires a proper PCB layout in order to obtain the necessary stability and optimize line/load regulation and output voltage ripple.

Analog input ( $\mathrm{V}_{\text {INA }}$ ) and power input ( $\mathrm{V}_{\text {INP }}$ ) must be kept separated and connected together at the $\mathrm{C}_{\mathrm{IN}}$ pad only. The input capacitor must be as close as possible to the IC.

In order to minimize the ground noise, a common ground node for power ground and a different one for analog ground must be used. In the recommended layout, the AGND node is placed close to $C_{\text {REF }}$ ground while the PGND node is centered at $C_{I N}$ ground. They are connected by a separated layer routing on the bottom through vias.

The exposed pad is connected to AGND through vias.
Figure 12. Top layer and silk-screen (top view, not to scale)


Figure 13. Bottom layer and silk-screen (top view, not to scale)


## 8 Detailed description

### 8.1 General description

The STOD13AS is a high efficiency dual DC-DC converter which integrates a step-up and inverting power stage suitable for supplying AMOLED panels. Thanks to the high level of integration it needs only 6 external components to operate and it achieves very high efficiency using a synchronous rectification technique for each of the two DC-DC converters.
The controller uses an average current mode technique in order to obtain good stability and precise voltage regulation in all possible conditions of input voltage, output voltage, and output current. In addition, the peak inductor current is monitored in order to avoid saturation of the coils.

The STOD13AS implements a power saving technique in order to maintain high efficiency at very light load and it switches to PWM operation as the load increases in order to guarantee the best dynamic performance and low noise operation.
The STOD13AS avoids battery leakage thanks to the true-shutdown feature and it is self protected from overtemperature. Undervoltage lockout and soft-start guarantee proper operation during startup.

### 8.1.1 Multiple operation modes

Both the step-up and the inverting stage of the STOD13AS operate in three different modes: pulse skipping (PSM), discontinuous conduction mode (DCM) and continuous conduction mode (CCM). It switches automatically between the three modes according to input voltage, output current, and output voltage conditions.

### 8.1.2 Pulse skipping operation

The STOD13AS works in pulse skipping mode when the load current is below some tens of mA . The load current level at which this way of operation occurs depends on input voltage only for the step-up converter and on input voltage and negative output voltage (VO2) for the inverting converter.

### 8.1.3 Discontinuous conduction mode

When the load increases above a few mA, the STOD13AS enters DCM operation. In order to obtain this type of operation the controller must avoid the inductor current going negative. The discontinuous mode detector (DMD) blocks sense the voltage across the synchronous rectifiers ( P 1 B for the step-up and N 2 for the inverting) and turn off the switches when the voltage crosses a defined threshold which, in turn, represents a certain current in the inductor. This current can vary according to the slope of the inductor current which depends on input voltage, inductance value, and output voltage.

### 8.1.4 Continuous conduction mode

At medium/high output loads, the STOD13AS enters full CCM at constant switching frequency mode for each of the two DC-DC converters.

### 8.1.5 Enable pin

The device operates when the EN pin is set high. If the EN pin is set low, the device stops switching, and all the internal blocks are turned off. In this condition the current drawn from $\mathrm{V}_{\text {INP }} / \mathrm{V}_{\text {INA }}$ is below $1 \mu \mathrm{~A}$ in the whole temperature range. In addition, the internal switches are in an OFF state so the load is electrically disconnected from the input, this avoids unwanted current leakage from the input to the load.

### 8.1.6 Soft-start and inrush current limiting

After the EN pin is pulled high, or after a suitable voltage is applied to $V_{\text {INR }} V_{\text {INA }}$ and EN, the device initiates the start-up phase.

As a first step, the $\mathrm{C}_{\text {MID }}$ capacitor is charged and the P1B switch implements a current limiting technique in order to keep the charge current below 400 mA . This avoids the battery overloading during startup.
After $\mathrm{V}_{\text {MID }}$ reaches the $\mathrm{V}_{\text {INP }}$ voltage level, the P1B switch is fully turned on and the soft-start procedure for the step-up is started. After around 2 ms the soft-start for the inverting is started. The positive and negative voltages are under regulation at around 13 ms after the EN pin is asserted high.

### 8.1.7 Undervoltage lockout

The undervoltage lockout function avoids improper operation of the STOD13AS when the input voltage is not high enough. When the input voltage is below the UVLO threshold the device is in shutdown mode. The hysteresis of 50 mV avoids unstable operation when the input voltage is close to the UVLO threshold.

### 8.1.8 Overtemperature protection

An internal temperature sensor continuously monitors the IC junction temperature. If the IC temperature exceeds $140^{\circ} \mathrm{C}$, typical, the device stops operating. As soon as the temperature falls below $125^{\circ} \mathrm{C}$, typical, normal operation is restored.

### 8.1.9 Short-circuit protection during soft-start (SSD)

During device soft-start on the positive output, an internal comparator checks if the panel is damaged. In this case, soft-start is stopped and the device is parked in power-off. To reset the normal functionality (assuming that the anomalous load condition is removed), it is necessary to restart the converter through an enable transient.
If the panel is not damaged it is possible to proceed with the soft-start of the negative output and both reach their final value, therefore ensuring normal output voltages and functionality.

### 8.1.10 Overload protection (OLP)

The output current is internally limited. An overload condition, as a short-circuit between the two outputs or between each output and GND, produces the device power-off. To reset the
normal functionality (assuming that the short condition is removed), it is necessary to restart the converter through an enable transient.

### 8.1.11 Short-circuit protection (SCP)

When short-circuit occurs, the device is able to detect the voltage difference between $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$. Overshoots are limited, decreasing the inductor current. After that, the output stages of the device are turned off. This status is maintained, avoiding current flowing to the load. A new ENABLE transition is needed to restart the device. During startup the shortcircuit protection is active.

### 8.1.12 Fast discharge

When ENABLE turns from high to low level, the device goes into shutdown mode LX1 and LX2 stop switching. If the FD pin is low, a resistor of about $400 \Omega$ is connected between $\mathrm{V}_{\mathrm{MID}}$ and $\mathrm{V}_{\mathrm{O} 2}$ to discharge quickly $\mathrm{C}_{\mathrm{MID}}$ and $\mathrm{C}_{\mathrm{O} 2}$ capacitors, lowering in about 10 ms the differential output voltage $\left(\mathrm{V}_{\text {MID }}-\mathrm{V}_{\mathrm{O} 2}\right)$ below $10 \%$ of nominal value. When the output voltages are discharged to 0 V , the switches turn off and the outputs are high impedance. When the FD pin is high, the fast discharge after shutdown is off.

## $9 \quad$ Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ${ }^{\circledR}$ packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

Table 10. DFN12L ( $3 \times 3$ ) mechanical data

| $\operatorname{Dim}$ | mm. |  |  | inch. |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. | Min. | Typ. | Typ. |
| A | 0.51 | 0.55 | 0.60 | 0.020 | 0.022 | 0.024 |
| A1 | 0 | 0.02 | 0.05 | 0 | 0.001 | 0.002 |
| A3 |  | 0.20 |  |  | 0.008 |  |
| b | 0.18 | 0.25 | 0.30 | 0.007 | 0.010 | 0.012 |
| D | 2.85 | 3 | 3.15 | 0.112 | 0.118 | 0.124 |
| D2 | 1.87 | 2.02 | 2.12 | 0.074 | 0.080 | 0.083 |
| E | 2.85 | 3 | 3.15 | 0.112 | 0.118 | 0.124 |
| E2 | 1.06 | 1.21 | 1.31 | 0.042 | 0.048 | 0.052 |
| e |  | 0.45 |  |  | 0.018 |  |
| L | 0.30 | 0.40 | 0.50 | 0.012 | 0.016 | 0.020 |

Figure 14. DFN12L (3 x 3) drawing


Tape \& reel QFNxx/DFNxx (3x3) mechanical data

| DIM. | mm. |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 330 |  |  | 12.992 |
| C | 12.8 |  | 13.2 | 0.504 |  | 0.519 |
| D | 20.2 |  |  | 0.795 |  |  |
| N | 99 |  | 101 | 3.898 |  | 3.976 |
| T |  |  | 14.4 |  | 0.130 |  |
| Ao |  | 3.3 |  |  | 0.130 |  |
| Bo |  | 1.1 |  |  | 0.043 |  |
| Ko |  | 4 |  |  | 0.157 |  |
| Po |  | 8 |  |  | 0.315 |  |
| P |  |  |  |  |  |  |



Figure 15. DFN12L ( $3 \times 3 \mathrm{~mm}$ ) footprint recommended data


## 10 Revision history

Table 11. Document revision history

| Date | Revision | Changes |
| :---: | :---: | :--- |
| 27-Jan-2012 | 1 | Initial release. |

## Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Voltage Regulators category:
Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB KE177614 MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 NCP81241MNTXG LTM8064IY LT8315EFE\#TRPBF LTM4668AIY\#PBF NCV1077CSTBT3G XCL207A123CR-G MPM54304GMN-0002 MPM54304GMN-0003 XDPE132G5CG000XUMA1 MP8757GL-P MP9943AGQ-P MIC23356YFT-TR LD8116CGL HG2269M/TR OB2269 XD3526 U6215A U6215B U6620S LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM + XC9236D08CER-G ISL95338IRTZ MP3416GJ-P BD9S201NUX-CE2 MP5461GC-Z MPQ4415AGQB-Z MPQ4590GS-Z MCP1603-330IMC MCP1642B-18IMC MCP1642D-ADJIMC

