## Monolithic 2-channel power management for high-definition ODD with integrated power switch

## Features

■ 1.2 MHz DC-DC current mode PWM converter

- Input voltage from 4 V up to 6 V

■ Step-down 3.3V fixed output voltage, up to 700 mA load

- Step-up output current up to 500 mA

■ $2 \%$ step-down output voltage tolerance
■ $3 \%$ step-up output voltage tolerance

- Synchronous rectification

■ Step-down power-save mode at light load

- Typical efficiency: $90 \%$
- Internal soft-start
- Enable functions
- True cutoff function for step-up converter
- Integrated motor control power switch
- Uses tiny capacitors and inductors
- Available in QFN16 (4 x 4 mm)


## Description

The STODD03 is a 2-channel power management device intended for Blu-Ray applications based on high density optical storage devices. It integrates one step-down converter able to provide 3.3 V fixed output voltage up to 700 mA load, and one step-up converter to provide the power supply needed for the blue laser in applications where only 5 V input voltage is available. The step-up output voltage is adjustable in the range from 6.5 V to 14 V , with current capability up to 500 mA . Both step-down and step-up channels integrate low $R_{\text {DS_ON }} \mathrm{N}$ channel and P -channel MOSFETs, allowing high DC-DC efficiencies. The enable function with true

shutdown makes the step-up section particularly suitable for optical storage power management applications. Moreover, the STODD03 has a 1 A integrated power switch for motor control power supply. The high switching frequency allows the use of tiny SMD components. Low output ripple voltage is achieved thanks to the current mode PWM topology. The device includes soft-start control, thermal shutdown, and peak current limit to prevent damage due to accidental overload. The STODD03 is packaged in a QFN16 (4 x 4 mm ).

Table 1. Device summary

| Part number | Order code | Marking | Package |
| :---: | :---: | :---: | :---: |
| STODD03 | STODD03PQR | ODD03 | QFN16 (4×4 mm) |

## Contents

1 Block diagram ..... 3
2 Absolute maximum ratings ..... 4
3 Pin configuration ..... 5
4 Typical application ..... 7
5 Electrical characteristics ..... 8
6 Package mechanical data ..... 11
7 Revision history ..... 15

## 1 Block diagram

Figure 1. Block diagram


## 2 Absolute maximum ratings

Table 2. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {IN_P }}$ | Power supply input voltage | -0.3 to 7 | V |
| VIN_PSW | Power switch input voltage | -0.3 to 7 | V |
| $\mathrm{~V}_{\text {IN_A }}$ | Analog supply input voltage | -0.3 to 7 | V |
| $\mathrm{EN}_{\mathrm{XX}}$ | All enable pins voltage | -0.3 to $\mathrm{V}_{\text {IN_A }}$ | V |
| SW1 | Ch1 input switching pin | -0.3 to 16 | V |
| SW2 | Ch2 output switching pin | -0.3 to 7 | V |
| $\mathrm{PSW}_{\text {OUT }}$ | Power switch output pin | -0.3 to 7 | V |
| $\mathrm{I}_{\text {SW }}$ | Power switch max output current | 1.2 | A |
| $\mathrm{OUT}_{1}$ | Ch1 output voltage pin | -0.3 to 16 | V |
| $\mathrm{FB}_{1}$ | Ch1 feedback voltage pin | -0.3 to 2.5 | V |
| $\mathrm{FB}_{2}$ | Ch2 feedback voltage pin | -0.3 to 5 | V |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -50 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{OP}}$ | Operating junction temperature range | -25 to 125 | ${ }^{\circ} \mathrm{C}$ |

Note: $\quad$ Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to gnd.

Table 3. Thermal data

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{R}_{\mathrm{thJC}}$ | Thermal resistance junction-case | 2.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\mathrm{thJA}}$ | Thermal resistance junction-ambient | 46 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## 3 Pin configuration

Figure 2. Pin connections (top view)


Table 4. Pin description

| Pin number | Symbol | Function |
| :---: | :---: | :--- |
| 1 | GND_P1 | Power ground pin (ch1) |
| 2 | FB1 | Step-up feedback pin (ch1) |
| 3 | VIN_A | Power supply for internal analog circuits |
| 4 | EN2 | Step-down enable pin. Connect to V IN_A if not used. |
| 5 | PSW | Power switch output pin. PSW <br> OUT <br> exceed 1 A max. |
| 6 | VIN_PSW current is not internally limited. Do not | Power switch input |
| 7 | VIN_P | Power input voltage |
| 8 | SW2 | Step-down switching pin (ch2) |
| 9 | GND_P2 | Power ground (ch2) |
| 10 | FB2 | Step-down feedback (ch2) |
| 11 | GND_A | Analog ground pin |
| 12 | OUT1 | Step-up output voltage |
| 13 | EN-SW | Power switch enable pin active high (see Table 5) |
| 14 | SW1 | Step-up switching pin (ch1) |
| 15 | EN1 | Step-up enable pin. Step-up is enabled if EN1 > 1.2 V and EN-SW is set low (see <br> also Table 6: Step-up EN1 and EN-SW truth table). When the step-up is disabled, no <br> current will flow to the load thanks to the true-shutdown function. |
| 16 | EN-SW | Power switch Enable pin active low (see Table 5) |
| epad | Epad | Exposed pad to be connected to a suitable gnd layer area, through vias, for thermal <br> heat dissipation. |

Table 5. Power switch truth table

| EN-SW | $\overline{\text { EN-SW }}$ | Power switch status |
| :---: | :---: | :---: |
| H | H | Open |
| L | L | Open |
| L | H | Open |
| H | L | Close |

Table 6. Step-up EN1 and EN-SW truth table

| EN-SW | EN1 | EN-SW | Step-up output status |
| :---: | :---: | :---: | :---: |
| $x$ | H | H | OFF |
| x | L | H | OFF |
| x | L | L | OFF |
| x | H | L | ON |

## 4 Typical application

Figure 3. Application circuit


Table 7. List of external components ${ }^{(1)}$

| Component | Value | Recommended part number |
| :---: | :---: | :---: |
| $\mathrm{C} 1, \mathrm{C} 2, \mathrm{C} 3$ | $10 \mu \mathrm{~F}$ | Murata, GRM21BR61A106KE19L |
| $\mathrm{C} 4, \mathrm{C} 5$ | $22 \mu \mathrm{~F}$ | Murata, GRM32ER61C226KE20L |
| L 1 | $4.7 \mu \mathrm{H}$ | Coilcraft, LPS6225-472MLB |
| L 2 | $3.3 \mu \mathrm{H}$ | Coilcraft, LPS4018-332MLB |
| $\mathrm{R} 1, \mathrm{R} 2$ | $33 \mathrm{k} \Omega, 3.3 \mathrm{k} \Omega$ | $\mathrm{V}_{\text {OUT1 }}=8.8 \mathrm{~V}^{(2)}$ |

1. The components listed above refer to a typical applications circuit. Operation of the STODD03 is not limited to the choice of these external components. If a different solution is used, it is recommended to validate the suitability of the external components by thoroughly testing the application on a PCB evaluation board.
2. R1 and R2 are calculated according to the following formula:
$R 1=R 2 \times\left[\left(V_{\mathrm{OUT} 1} / \mathrm{V}_{\mathrm{FB} 1}\right)-1\right]$. Resistors in the range of 1 k to 50 k are recommended.

## 5 Electrical characteristics

Refer to the typical application circuit, $\mathrm{V}_{\mathrm{IN}, \mathrm{P}}=\mathrm{V}_{\mathrm{IN} A}=\mathrm{V}_{\mathrm{IN} \text { PPSW }}=\mathrm{V}_{\mathrm{EN} 1,2}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT} 1}=9 \mathrm{~V}$, $\mathrm{V}_{\text {OUT2 }}=3.3 \mathrm{~V}, \mathrm{C}_{1,2,3}=10 \mu \mathrm{~F}, \mathrm{C}_{4,5}=22 \mu \overline{\mathrm{~F}}, \mathrm{~L} 1=4.7 \mu \mathrm{H}, \mathrm{L} 2=3.3 \mu \mathrm{H}, \mathrm{T}_{J}=-25$ to $125^{\circ} \mathrm{C}$ (unless otherwise specified, typical values are given at $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ ).

Table 8. Electrical characteristics

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IN}}$ | Input voltage range |  | 4 |  | 6 | V |
|  | Supply current | $\mathrm{V}_{\mathrm{EN} 1,2}>1.2 \mathrm{~V}$, no switching |  | 1.6 | 2 | mA |
|  |  | $\mathrm{~V}_{\mathrm{EN} 1,2}<0.4 \mathrm{~V}$, no switching |  | 1.2 | 2 | mA |

Step-up section

| $\mathrm{V}_{\text {OUT }}$ | Output voltage range |  | 6.5 |  | 14 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {FB1 }}$ | Feedback voltage | $\mathrm{T}_{\mathrm{J}}=0$ to $85^{\circ} \mathrm{C}$ | 0.776 | 0.8 | 0.824 | V |
|  | Feedback voltage accuracy | $\mathrm{T}_{\mathrm{J}}=0$ to $85^{\circ} \mathrm{C}$ | -3 |  | 3 | \% |
| $\mathrm{I}_{\mathrm{FB} 1}$ | Feedback current | $\mathrm{V}_{\mathrm{FB} 1}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} 1}=2 \mathrm{~V}$ |  | 600 |  | nA |
| IOUT1_OFF <br> (leak) | Output leakage current | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=0$ to $80^{\circ} \mathrm{C}$ |  |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OUT } 1}$ OVP | Overvoltage protection ${ }^{(1)}$ | $\mathrm{V}_{\mathrm{FB} 1}=0 \mathrm{~V}$ | 14.8 | 15.3 | 15.8 | V |
| $\mathrm{R}_{\text {DSon_N }}$ | Internal N-channel $\mathrm{R}_{\text {DSon }}$ | $\mathrm{I}_{\text {SW } 1}=400 \mathrm{~mA}$ |  | 300 |  | $\mathrm{m} \Omega$ |
| $\mathrm{R}_{\text {DSon_P }}$ | Internal P-channel $\mathrm{R}_{\text {DSon }}$ | $\mathrm{I}_{\text {W }} 1=400 \mathrm{~mA}$ |  | 300 |  |  |
| $\mathrm{I}_{\text {SW1 (leak) }}$ | Internal leakage current | $\mathrm{V}_{\mathrm{SW} 1}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB} 1}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} 1}=0 \mathrm{~V}$ |  | 2 |  | $\mu \mathrm{A}$ |
| ISW1 (LIM) | SW current limitation | $\mathrm{V}_{\text {OUT } 1}=9.2 \mathrm{~V}$ |  | 2.6 |  | A |
| PWM f ${ }_{\text {s }}$ | Oscillator frequency | to be measured on SW1 pin | 0.75 | 1.2 | 1.5 | MHz |
| $\mathrm{D}_{\text {MAX }}$ | Max oscillator duty cycle | on SW1 pin, $\mathrm{V}_{\mathrm{FB} 1}=0.7 \mathrm{~V}$ | 70 | 90 |  | \% |
| $v$ | Efficiency | $\mathrm{l}_{\text {OUT1 }}=50 \mathrm{~mA}, \mathrm{~V}_{\text {OUT1 }}=7 \mathrm{~V}$ |  | 80 |  | \% |
|  |  | $\mathrm{l}_{\text {OUT1 }}=500 \mathrm{~mA}, \mathrm{~V}_{\text {OUT1 }}=7 \mathrm{~V}$ |  | 85 |  |  |
|  |  | $\mathrm{I}_{\text {OUT1 }}=100 \mathrm{~mA}, \mathrm{~V}_{\text {OUT1 }}=9 \mathrm{~V}$ |  | 75 |  |  |
|  |  | $\mathrm{I}_{\text {OUT1 }}=500 \mathrm{~mA}, \mathrm{~V}_{\text {OUT1 }}=9 \mathrm{~V}$ |  | 85 |  |  |
| $\mathrm{V}_{\text {EN1_H }}$ | Enable threshold high | $\mathrm{V}_{\text {IN }}=4$ to 6 V | 1.2 |  |  | V |
| $\mathrm{V}_{\text {EN1_L }}$ | Enable threshold low | $\mathrm{V}_{\text {IN }}=4$ to 6 V |  |  | 0.4 |  |
| $\mathrm{I}_{\text {EN1 }}$ | Enable pin current | $\mathrm{V}_{\mathrm{EN} 1}=\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ |  | 2 |  | $\mu \mathrm{A}$ |
| $\Delta \mathrm{V}_{\text {OUT } 1} / \Delta \mathrm{V}_{\text {IN }}$ | Line transient response ${ }^{(2)}$ | $\mathrm{V}_{\text {IN }}$ from 4 to $6 \mathrm{~V}, \mathrm{I}_{\text {OUT } 1}=500$ $\mathrm{mA}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=>30 \mu \mathrm{~s}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | -5 |  | 5 | $\begin{gathered} \% \\ \mathrm{~V}_{\text {OUT }} \end{gathered}$ |
| $\Delta \mathrm{V}_{\text {OUT } 1} / \Delta \mathrm{l}_{\text {OUT }}$ | Load transient response ${ }^{(2)}$ | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$, $\mathrm{I}_{\text {OUT } 1}$ from 100 mA to $500 \mathrm{~mA}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=>5 \mu \mathrm{~s}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | -5 |  | 5 | $\begin{gathered} \% \\ \mathrm{~V}_{\text {OUT }} \end{gathered}$ |
| $\Delta \mathrm{V}_{\text {OUT } 1} / \Delta \mathrm{V}_{\text {IN }}$ | Startup transient ${ }^{(2)}$ | $\mathrm{V}_{\text {IN }}$ from 0 to $5 \mathrm{~V}, \mathrm{I}_{\text {OUT } 1}=500 \mathrm{~mA}$ | -10 |  | 10 | $\begin{gathered} \% \\ \mathrm{~V}_{\text {OUT }} \end{gathered}$ |
| $\mathrm{t}_{\text {START }}$ | Startup time | $\mathrm{V}_{\mathrm{EN} 1}$ from 0 to 5 V , $\mathrm{I}_{\text {OUT } 1}=100 \mathrm{~mA}$ |  | 500 |  | $\mu \mathrm{s}$ |
|  | Inrush current | $\mathrm{V}_{\text {OUT }}=9.25 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}$ |  | 1.3 |  | A |

Table 8. Electrical characteristics (continued)

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Step-down section |  |  |  |  |  |  |
| $\mathrm{FB}_{2}$ | Feedback voltage | $\mathrm{T}_{\mathrm{J}}=0$ to $85^{\circ} \mathrm{C}$ | 3.23 | 3.3 | 3.37 | V |
| $\mathrm{I}_{\mathrm{FB} 2}$ | FB2 pin bias current | $\mathrm{V}_{\mathrm{FB} 2}=3.5 \mathrm{~V}$ |  | 15 | 20 | $\mu \mathrm{A}$ |
| Iout2 | Output current ${ }^{(2)(3)}$ | $\mathrm{V}_{\mathrm{IN}}=4$ to 6 V | 700 |  |  | mA |
| lout_min | Minimum output current |  | 0 |  |  | mA |
| $\Delta \mathrm{V}_{\text {OUT2 }}$ | Reference load regulation ${ }^{(2)}$ | $10 \mathrm{~mA}<\mathrm{l}_{\text {OUT2 }}<0.5 \mathrm{~A}$ |  | 5.5 | 15 | mV |
| PWM fs | PWM switching frequency |  |  | 1.2 |  | MHz |
| $\% \mathrm{~V}_{\text {OUT } 2} / \Delta \mathrm{V}_{\text {IN }}$ | Reference line regulation | $4 \mathrm{~V}<\mathrm{V}_{\text {IN }}<6 \mathrm{~V}$ |  | 0.032 |  | \% $\mathrm{V}_{\text {OUT }}$ $/ V_{\text {IN }}$ |
| $\mathrm{D}_{\text {MAX }}$ | Maximum duty cycle | $\mathrm{V}_{\mathrm{FB} 2}=3.0 \mathrm{~V}$ | 85 | 94 |  | \% |
| $I_{\text {SWL }}$ | Switching current limitation |  |  | 1.5 |  | A |
| ILKP2 | PMOS leakage current | $\begin{aligned} & \mathrm{V}_{\mathrm{FB} 2}=3.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW} 2}=\mathrm{GND}, \\ & \mathrm{~T}_{\mathrm{J}}=0 \text { to } 80^{\circ} \mathrm{C} \end{aligned}$ |  | 0.1 |  | $\mu \mathrm{A}$ |
| ILKN2 | NMOS leakage current | $\begin{aligned} & \mathrm{V}_{\mathrm{FB} 2}=3.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW} 2}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{J}}=0 \text { to } 80^{\circ} \mathrm{C} \end{aligned}$ |  | 0.1 |  | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {DSon }}{ }^{-N}$ | NMOS switch-on resistance | $\mathrm{I}_{\text {Sw }}=250 \mathrm{~mA}$ |  | 0.2 |  | $\Omega$ |
| $\mathrm{R}_{\text {DSon }}{ }^{-P}$ | PMOS switch-on resistance | $\mathrm{I}_{\text {Sw }}=250 \mathrm{~mA}$ |  | 0.3 |  | $\Omega$ |
| $\Delta \mathrm{V}_{\text {OUT2 }} /$ <br> $\Delta \mathrm{l}_{\text {OUT2 }}$ | Load transient response ${ }^{(2)}$ | $\begin{aligned} & 100 \mathrm{~mA}<\mathrm{I}_{\text {OUT2 }}<500 \mathrm{~mA}, \\ & \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=>100 \mathrm{~ns}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C} \end{aligned}$ | -5 |  | +5 | \% $\mathrm{V}_{\text {OUT }}$ |
| v | Efficiency | $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}$ |  | 75 |  | \% |
|  | Eficiency | $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=500 \mathrm{~mA}$ |  | 85 |  |  |
| $\mathrm{V}_{\text {EN2_H }}$ | Enable threshold high | $\mathrm{V}_{\mathrm{IN}}=4$ to 6 V | 1.2 |  |  | V |
| $\mathrm{V}_{\text {EN2_L }}$ | Enable threshold low | $\mathrm{V}_{\text {IN }}=4$ to 6 V |  |  | 0.4 |  |
| $\mathrm{I}_{\text {EN2 }}$ | Enable pin current | $\mathrm{V}_{\mathrm{EN} 2}=\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ |  | 2 |  | $\mu \mathrm{A}$ |

Power switch section

| $\mathrm{R}_{\text {DSon }}{ }^{-P}$ | PMOS switch-on resistance | $\mathrm{I}_{\text {SW }}=250 \mathrm{~mA}$ |  | 0.3 |  | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {SW }}$ | Switching operating current |  |  |  | 1 | A |
| ILKSW | Switching leakage current | $\begin{aligned} & \text { EN_SW }=\overline{\text { EN_SW }}=\mathrm{H}, \\ & \mathrm{~T}_{\mathrm{J}}=0 \text { to } 80^{\circ} \mathrm{C} \end{aligned}$ |  | 1 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IN_PSW }}$ | Input voltage range |  | 4 |  | 6 | V |
| $\mathrm{V}_{\text {EN_SW_H }}$ | Enable pins threshold high | $\mathrm{V}_{\text {IN }}=4$ to 6 V | 1.2 |  |  | V |
| VEN_SW_L | Enable pins threshold low | $\mathrm{V}_{\text {IN }}=4$ to 6 V |  |  | 0.4 |  |
| IEN_SW | Enable pins current | $\mathrm{V}_{\text {EN_SW }}=\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ |  | 2 |  | $\mu \mathrm{A}$ |

Table 8. Electrical characteristics (continued)

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| Thermal section |  |  |  |  |  |  |
| $\mathrm{T}_{\text {SHDN }}$ | Thermal shutdown ${ }^{(2)}$ |  | 130 | 150 |  |  |
| $\mathrm{~T}_{\text {HYS }}$ | Thermal shutdown hyst. $^{(2)}$ |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |

1. If $\mathrm{V}_{\text {OUT } 1}>\mathrm{OVP}$, the device stops switching.
2. Guaranteed by design, but not tested in production.
3. $V_{\text {OUT }}=90 \%$ of nominal value

## 6 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ${ }^{\circledR}$ packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status, are available at www.st.com. ECOPACK is an ST trademark.

Table 9. QFN16 (4 $\times 4 \mathrm{~mm}$ ) mechanical data

| Dim. | mm. |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |
| A | 0.80 | 0.90 | 1.00 |
| A1 | 0.00 | 0.02 | 0.05 |
| A3 |  | 0.20 |  |
| b | 0.25 | 0.30 | 0.35 |
| D | 3.90 | 4.00 | 4.10 |
| D2 | 2.50 |  | 2.80 |
| E | 3.90 | 4.00 | 4.10 |
| E2 | 2.50 |  | 2.80 |
| e |  | 0.65 | 0.50 |
| L | 0.30 | 0.40 |  |

Figure 4. QFN16 (4 x 4 mm ) drawing


Tape \& reel QFNxx/DFNxx (4x4) mechanical data

| Dim. | mm. |  |  | inch. |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. |
| A |  |  | 330 |  |  | 12.992 |
| C | 12.8 |  | 13.2 | 0.504 |  | 0.519 |
| D | 20.2 |  |  | 0.795 |  |  |
| N | 99 |  | 101 | 3.898 |  | 3.976 |
| T |  | 4.35 |  |  | 0.171 |  |
| Ao |  | 4.35 |  |  | 0.171 |  |
| Bo |  | 1.1 |  |  | 0.043 |  |
| Ko |  | 4 |  |  | 0.157 |  |
| Po |  | 8 |  |  | 0.315 |  |
| P |  |  |  |  |  |  |



Doc ID 018980 Rev 1
13/16

Figure 5. QFN16 (4 x 4 mm ) recommended footprint


## 7 Revision history

Table 10. Document revision history

| Date | Revision | Changes |
| :---: | :---: | :--- |
| $30-$ Aug-2011 | 1 | First release. |

## Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Controllers category:
Click to view products by STMicroelectronics manufacturer:
Other Similar products are found below :
AZ7500EP-E1 NCP1218AD65R2G NCP1234AD100R2G NCP1244BD065R2G NCP1336ADR2G NCP6153MNTWG NCP81101BMNTXG
NCP81205MNTXG SJE6600 SMBV1061LT1G SG3845DM NCP4204MNTXG NCP6132AMNR2G NCP81102MNTXG
NCP81203MNTXG NCP81206MNTXG NX2155HCUPTR UBA2051C MAX8778ETJ+ NTBV30N20T4G NCP1015ST65T3G
NCP1240AD065R2G NCP1240FD065R2G NCP1361BABAYSNT1G NTC6600NF NCP1230P100G NCP1612BDR2G NX2124CSTR SG2845M NCP81101MNTXG TEA19362T/1J IFX81481ELV NCP81174NMNTXG NCP4308DMTTWG NCP4308DMNTWG NCP4308AMTTWG NCP1251FSN65T1G NCP1246BLD065R2G NTE7154 NTE7242 LTC7852IUFD-1\#PBF LTC7852EUFD-1\#PBF MB39A136PFT-G-BND-ERE1 NCP1256BSN100T1G LV5768V-A-TLM-E NCP1365BABCYDR2G NCP1365AABCYDR2G MCP1633TE/MG MCP1633-E/MG NCV1397ADR2G

