

# TDA7439DS

# Three-band digitally-controlled audio processor


## Features

- Input multiplexer
  - four stereo inputs
  - selectable input gain for optimal adaptation to different sources
- Single stereo output
- Treble, mid-range and bass control in 2-dB steps
- Volume control in 1-dB steps
- Two speaker attenuators:
  - two independent speaker controls in 1-dB steps for balance facility
  - independent mute function
- All functions are programmable via serial bus.

## Description

The TDA7439DS is a volume, tone (bass, mid-range and treble) and balance (left/right)

#### Table 1. Device summary



processor for quality audio applications in car-radio and Hi-Fi systems. Selectable input gain is provided. All the functions are controlled by serial bus.

The AC signal setting is obtained by resistor networks and switches combined with operational amplifiers.

The TDA7439DS employs BIPOLAR/CMOS technology to provide low distortion, low noise and DC stepping.

Order codes	Package	Packaging
TDA7439DS	SO28	Tube
TDA7439DS13TR	SO28	Tape and Reel

# Contents

1	Bloc	k diagram and pin out
2	Elec	trical specifications
3	App	ication suggestions
	3.1	Tone control
		3.1.1 Bass, mid-range stages
		3.1.2 Treble stage
	3.2	Pin CREF
	3.3	Electrical characteristics
4	l <sup>2</sup> C b	ous interface
	4.1	Data validity
	4.2	Start and stop conditions 11
	4.3	Byte format
	4.4	Acknowledge
	4.5	Transmission without acknowledge 11
	4.6	Interface protocol 12
5	l <sup>2</sup> C k	ous transmission examples13
	5.1	No address incrementing 13
	5.2	Address incrementing 13
6	l <sup>2</sup> C k	ous addresses and data 14
	6.1	Chip address byte
	6.2	Sub-address byte
	6.3	Data bytes 14
7	Chip	input/output circuits 19
8	Pack	age information
9	Revi	sion history



## 1 Block diagram and pin out





Figure 1. Block diagram

Figure 2. Pin connections





# 2 Electrical specifications

#### Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>S</sub>	Operating supply voltage	10.5	V
T <sub>amb</sub>	Operating ambient temperature	0 to 70	°C
T <sub>stg</sub>	Storage temperature range	-55 to 150	°C

#### Table 3. Thermal data

Symbol	Parameter	Value	Unit
R <sub>th j-pin</sub>	Thermal resistance junction-pins	85	°C/W

#### Table 4.Quick reference data

Symbol	Parameter	Min.	Тур	Max	Unit
V <sub>S</sub>	Supply voltage	7	9	10.2	V
V <sub>CL</sub>	Max. input signal handling	2			V RMS
THD	Total harmonic distortion $V = 1 V RMS$ , f = 1 kHz		0.01	0.1	%
S/N	Signal to noise ratio V <sub>out</sub> = 1 V RMS (mode = OFF)		106		dB
S <sub>C</sub>	Channel separation f = 1 kHz		90		dB
	Input gain (in 2 dB steps)	0		30	dB
	Volume control (in 1 dB steps)	-47		0	dB
	Treble control (in 2 dB steps)	-14		+14	dB
	Middle control (in 2 dB steps)	-14		+14	dB
	Bass control (in 2 dB steps)	-14		+14	dB
	Balance control (in 1 dB steps)	-79		0	dB
	Mute attenuation		100		dB

*Table 5.* shows the electrical characteristics. Refer to the test circuit in *Figure 3*,  $T_{amb} = 25^{\circ}$  C,  $V_{S} = 9$  V,  $R_{L} = 10$  k $\Omega$ , generator resistance  $R_{g} = 600 \Omega$ , all controls flat (G = 0 dB), unless otherwise specified.

Table 5. Electrical characteristic
------------------------------------

Symbol	Parameter	Test condition	Min.	Тур	Max	Unit
Supply						
V <sub>S</sub>	Supply voltage		7	9	10.2	V
۱ <sub>S</sub>	Supply current		4	7	10	mA
SVR	Ripple rejection		60	90		dB



Symbol	Parameter	Test condition	Min.	Тур	Max	Unit
Input sta	ge					
R <sub>IN</sub>	Input resistance		70	100	130	kΩ
V <sub>CL</sub>	Clipping level	THD = 0.3%	2	2.5		V RMS
S <sub>IN</sub>	Input separation	The selected input is grounded through a 2.2 µF capacitor	80	100		dB
G <sub>in_min</sub>	Minimum input gain		-1	0	1	dB
G <sub>in_max</sub>	Maximum input gain		29	30	31	dB
G <sub>step</sub>	Step resolution		1.5	2	2.5	dB
Volume o	control		•			
R <sub>i</sub>	Volume control input resistance		20	33	50	kΩ
Crange	Volume control range		45	47	49	dB
A <sub>v_max</sub>	Max. attenuation		45	47	49	dB
A <sub>step</sub>	Step resolution		0.5	1	1.5	dB
		A <sub>V</sub> = 0 to -24 dB	-1.0	0	1.0	dB
E <sub>A</sub>	Attenuation set error	A <sub>V</sub> = -24 to -47 dB	-1.5	0	1.5	dB
ΕT	Tracking offer	A <sub>V</sub> = 0 to -24 dB		0	1	dB
	Tracking error	A <sub>V</sub> = -24 to -47 dB		0	2	dB
V <sub>DC</sub>	DC step	adjacent attenuation steps from 0 dB to A <sub>v_max</sub>		0 0.5	3	mV mV
A <sub>mute</sub>	Mute attenuation		80	100		dB
Bass cor	ntrol <sup>(1)</sup>	L		1		
Gb	Control range	Max. boost/cut	±12.0	±14.0	±16.0	dB
B <sub>step</sub>	Step resolution		1	2	3	dB
R <sub>B</sub>	Internal feedback resistance		33	44	55	kΩ
Treble co	ontrol <sup>(1)</sup>					
Gt	Control range	Max. boost/cut	±13.0	±14.0	±15.0	dB
T <sub>step</sub>	Step resolution		1	2	3	dB
	e control <sup>(1)</sup>				<b></b>	
Gm	Control range	Max. boost/cut	±12.0	±14.0	±16.0	dB
M <sub>step</sub>	Step resolution		1	2	3	dB
R <sub>M</sub>	Internal feedback resistance		18.75	25	31.25	kΩ

 Table 5.
 Electrical characteristics (continued)



		, ,		-		
Symbol	Parameter	Test condition	Min.	Тур	Мах	Unit
Speaker	attenuators					
Crange	Control range		70	76	82	dB
S <sub>step</sub>	Step resolution		0.5	1	1.5	dB
EA	Attenuation set error	$A_V = 0$ to -20 dB	-1.5	0	1.5	dB
	Allendation set en of	A <sub>V</sub> = -20 to -56 dB	-2	0	2	dB
V <sub>DC</sub>	DC step	Adjacent attenuation steps		0	3	mV
A <sub>mute</sub>	Mute attenuation		80	100		dB
Audio ou	itputs					
V <sub>CLIP</sub>	Clipping level	d = 0.3%	2.1	2.6		Vrms
RL	Output load resistance		2			kΩ
R <sub>O</sub>	Output impedance		10	40	70	Ω
V <sub>OUTDC</sub>	DC voltage level		3.5	3.8	4.1	V
General						
E <sub>NO</sub>	Output noise	All gains = 0 dB; BW = 20 Hz to 20 kHz flat		5	15	μV
-		$A_V = 0$ to -24 dB		0	1	dB
Et	Total tracking error	A <sub>V</sub> = -24 to -47 dB		0	2	dB
S/N	Signal to noise ratio	All gains 0 dB, $V_0 = 1 V RMS$	95	106		dB
S <sub>C</sub>	Channel separation, left/right		80	100		dB
d	Distortion	$A_V = 0, V_I = 1 V RMS$		0.01	0.08	%
Bus inpu	it			•		
V <sub>IL</sub>	Input low voltage				1	V
V <sub>IH</sub>	Input high voltage		3			V
I <sub>IN</sub>	Input current	V <sub>IN</sub> = 0.4 V	-5	0	5	μA
Vo	Output voltage SDA acknowledge	I <sub>O</sub> = 1.6 mA		0.4	0.8	v

 Table 5.
 Electrical characteristics (continued)

1. For bass, mid-range and treble response: the center frequency and the response quality can be set by the external circuitry.






Figure 3. Test circuit



## 3 Application suggestions

The first and the last stages are volume control blocks. The control range is 0 to -47 dB and mute for the first stage and 0 to -79 dB and mute for the last one. Both control blocks have a step resolution of 1 dB.

This very high resolution allows the implementation of systems free from any noisy acoustical effect.

The TDA7439DS audio processor provides 3 bands of tone control (bass, mid-range and treble).

### 3.1 Tone control

### 3.1.1 Bass, mid-range stages


The bass and the mid-range cells have the same structure.

However, the bass cell has an internal resistor  $R_B$  of typically 44 k $\Omega$  whilst the mid-range cell has an internal resistor  $R_M$  of typically 25 k $\Omega$ .

Several filter types can be implemented by connecting external components to the bass/mid IN and OUT pins.

Typical responses are shown in *Figure 8*, *Figure 9* and *Figure 11*.

### Figure 4. Bass/mid-range filter implementation



*Figure 4.* refers to the basic T-type band-pass filter. Starting from the filter component values (R1 (internal) and R2, C1, C2 (external)) then the centre frequency  $f_C$ , the gain Av at maximum boost and the filter Q factor are computed as follows:

$$f_{C} = \frac{1}{2 \cdot \pi \cdot \sqrt{R1 \cdot R2 \cdot C1 \cdot C2}}$$
$$A_{V} = \frac{R2C2 + R2C1 + RiC1}{R2C2}$$

$$Q = \frac{\sqrt{R1 \cdot R2 \cdot C1 \cdot C2}}{R2C1 + R2C2}$$



Transposing and solving for the external components we get:

$$C1 = \frac{A_V - 1}{2 \cdot \pi \cdot Fc \cdot Ri \cdot Q}$$

$$C2 = \frac{Q^2 \cdot C1}{A_V - 1 - Q^2}$$

$$R2 = \frac{A_V - 1 - Q^2}{2 \cdot \pi \cdot C1 \cdot Fc \cdot (A_V - 1) \cdot Q}$$

### 3.1.2 Treble stage


The treble stage is a high-pass filter whose time constant is fixed by an internal resistor (25 k $\Omega$  typically) and an external capacitor connected between treble pins and ground.

Typical responses are shown in Figure 10 and Figure 11.

## 3.2 Pin CREF


The suggested value of 10  $\mu$ F for the reference capacitor (C<sub>REF</sub>), connected to pin CREF, can be reduced to 4.7  $\mu$ F if the application requires faster power-on.

## 3.3 Electrical characteristics



#### Figure 5. THD vs frequency

### Figure 6. THD vs R<sub>LOAD</sub>



57

57

Figure 7. Channel separation vs frequency




Figure 9. Mid-range filter response





Figure 11. Typical tone response



#### Figure 8. Bass filter response





Figure 10. Treble filter response



# 4 I<sup>2</sup>C bus interface

Data transmission from the microprocessor to the TDA7439DS and vice versa takes place through the 2-wire I<sup>2</sup>C bus interface. This consists of the data and clock lines, SDA and SCL. Pull-up resistors to the positive supply voltage must be used (there are no internal pull-ups).

### 4.1 Data validity

The data on the SDA line must be stable during the high period of the clock as shown in *Figure 12*. SDA is allowed to change only when SCL is low.

### 4.2 Start and stop conditions

As shown in *Figure 13* a start condition is a high to low transition of SDA while SCL is high. The stop condition is a low to high transition of SDA while SCL is high.

### 4.3 Byte format

Every byte transferred on the SDA line must contain 8 bits. The MSB is transferred first. There is also provision for an acknowledge bit to follow each byte to indicate that the data has been received.

### 4.4 Acknowledge

The master ( $\mu$ P) puts a resistive high level on SDA during the acknowledge clock pulse (see *Figure 14*). The peripheral (audio processor) that acknowledges has to pull down (low) the SDA line during this clock pulse.


The audio processor which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer.

### 4.5 Transmission without acknowledge

Suppressing the audio processor acknowledge detection enables the  $\mu$ P to use a simpler transmission: it simply waits for one clock, without checking the slave acknowledging, and then sends the new data.


This approach has, of course, less protection from transmission errors.

















## 4.6 Interface protocol

The interface protocol comprises:

- a start condition (S)
- a chip-address byte, containing the TDA7439DS address
- a sub-address byte including an auto address-increment bit
- a sequence of data bytes (N bytes + acknowledge)
- a stop condition (P).

#### Figure 15. SDA addressing and data

CHIP ADDRESS	SUBADDRESS	DATA 1 to DATA n
MSB L	LSB MSB LSI	B MSB LSB
S 1 0 0 0 1 0 0	0 ACK X X X B DATA	ACK DATA ACK P
D96AU420		
S = Start, ACK = Acknowled	dge, B = Auto increment, P = Stop	




# 5 I<sup>2</sup>C bus transmission examples

## 5.1 No address incrementing

The TDA7439DS receives a start condition followed by the correct chip address, then a sub address with the bit B = 0 (for no address increment), then the data bytes to be sent to the sub address and finally a stop condition.

Figure 16. SDA addressing and data for B = 0



## 5.2 Address incrementing

The TDA7439DS receives a start condition followed by the correct chip address, then a sub address with the B = 1 for address incrementing; now it is in a loop condition with an automatic increase of the sub address up to D[3:0] = 0x7. That is, the data for sub addresses from D[3:0] = 1000 (binary) to 1111 are ignored.

In *Figure 17* below, DATA1 is directed to the sub address sent (that is, D[3:0]), DATA2 is directed to the sub address incremented by 1 (that is, 1 + D[3:0]) and so forth until a stop condition is received to terminate the transmission.

Figure 17.	SDA addressing and data for B = 1

CHIP ADDR	ESS	SUBAD	DRESS	DA	TA 1 to DATA n	
MSB	LSB	MSB	LSB	MSB		LSB
S 1 0 0 0 1	0 0 0 ACK	X X X 1	D3 D2 D1 D0 A	CK	DATA	ACK P
D96AU422						

Table 6.Power-on-reset conditions

Parameter	POR value
Input selection	IN2
Input gain	28 dB
Volume	MUTE
Bass	0 dB
Mid-range	2 dB
Treble	2 dB
Speaker	MUTE



# 6 I<sup>2</sup>C bus addresses and data

## 6.1 Chip address byte

The TDA7439DS chip address is 0x88.

## 6.2 Sub-address byte

The function is selected by the 4-bit sub address as given in *Table 7*. The three MSBs are not used and bit D4 selects address incrementing (B = 1) or single data byte (B = 0).

MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	Function
Х	Х	Х	В	0	0	0	0	Input selector
Х	Х	Х	В	0	0	0	1	Input gain
Х	Х	Х	В	0	0	1	0	Volume
Х	Х	Х	В	0	0	1	1	Bass gain
Х	Х	Х	В	0	1	0	0	Mid-range gain
Х	Х	Х	В	0	1	0	1	Treble gain
Х	Х	Х	В	0	1	1	0	Speaker attenuation, R
Х	Х	Х	В	0	1	1	1	Speaker attenuation, L

 Table 7.
 Function selection: sub-address byte

## 6.3 Data bytes

The function value is changed by the data byte as given in the following tables, *Table 8* to *Table 14*.

In the tables of input gain, volume and attenuation, not all values are shown. A desired intermediate value is obtained by setting the three LSBs to the appropriate value.

 Table 8.
 Input selector value (sub address 0x0)

MSB			Input multiplexer					
D7	D6	D5	D4	D3	D2	D1	D0	mput multiplexer
Х	Х	Х	Х	Х	Х	0	0	IN4
Х	Х	Х	Х	Х	Х	0	1	IN3
Х	Х	Х	Х	Х	Х	1	0	IN2
Х	Х	Х	Х	Х	Х	1	1	IN1



MSB							LSB	Input gain
D7	D6	D5	D4	D3	D2	D1	D0	2-dB steps
Х	Х	Х	Х	0	0	0	0	0 dB
Х	Х	Х	Х	0	0	0	1	2 dB
Х	Х	Х	Х	0	0	1	0	4 dB
Х	Х	Х	Х	0	0	1	1	6 dB
Х	Х	Х	Х	0	1	0	0	8 dB
Х	Х	Х	Х	0	1	0	1	10 dB
Х	Х	Х	Х	0	1	1	0	12 dB
Х	Х	Х	Х	0	1	1	1	14 dB
Х	Х	Х	Х	1	0	0	0	16 dB
Х	Х	Х	Х	1	0	0	1	18 dB
Х	Х	Х	Х	1	0	1	0	20 dB
Х	Х	Х	Х	1	0	1	1	22 dB
Х	Х	Х	Х	1	1	0	0	24 dB
Х	Х	Х	Х	1	1	0	1	26 dB
Х	Х	Х	Х	1	1	1	0	28 dB
Х	Х	Х	Х	1	1	1	1	30 dB

Table 9.Input gain value (sub address 0x1)

 Table 10.
 Volume value (sub address 0x2)

MSB							LSB	Volume
D7	D6	D5	D4	D3	D2	D1	D0	1-dB steps
Х	0	0	0	0	0	0	0	0 dB
Х	0	0	0	0	0	0	1	-1 dB
Х	0	0	0	0	0	1	0	-2 dB
Х	0	0	0	0	0	1	1	-3 dB
Х	0	0	0	0	1	0	0	-4 dB
Х	0	0	0	0	1	0	1	-5 dB
Х	0	0	0	0	1	1	0	-6 dB
Х	0	0	0	0	1	1	1	-7 dB
Х	0	0	0	1	0	0	0	-8 dB
Х	0	0	1	0	0	0	0	-16 dB
Х	0	0	1	1	0	0	0	-24 dB
Х	0	1	0	0	0	0	0	-32 dB
Х	0	1	0	1	0	0	0	-40 dB
Х	Х	1	1	1	Х	Х	Х	MUTE



MSB				·		,	LSB	Bass gain
D7	D6	D5	D4	D3	D2	D1	D0	2-dB steps
Х	Х	Х	Х	0	0	0	0	-14 dB
Х	Х	Х	Х	0	0	0	1	-12 dB
Х	Х	Х	Х	0	0	1	0	-10 dB
Х	Х	Х	Х	0	0	1	1	-8 dB
Х	Х	Х	Х	0	1	0	0	-6 dB
Х	Х	Х	Х	0	1	0	1	-4 dB
Х	Х	Х	Х	0	1	1	0	-2 dB
Х	Х	Х	Х	Х	1	1	1	0 dB
Х	Х	Х	Х	1	1	1	0	2 dB
Х	Х	Х	Х	1	1	0	1	4 dB
Х	Х	Х	Х	1	1	0	0	6 dB
Х	Х	Х	Х	1	0	1	1	8 dB
Х	Х	Х	Х	1	0	1	0	10 dB
Х	Х	Х	Х	1	0	0	1	12 dB
Х	Х	Х	Х	1	0	0	0	14 dB

 Table 11.
 Bass gain value (sub address 0x3)

Table 10			/ la	
Table 12.	Mid-range	gain value	(SUD	address 0x4)

MSB							LSB	Mid-range gain
D7	D6	D5	D4	D3	D2	D1	D0	2-dB steps
Х	Х	Х	Х	0	0	0	0	-14 dB
Х	Х	Х	Х	0	0	0	1	-12 dB
Х	Х	Х	Х	0	0	1	0	-10 dB
Х	Х	Х	Х	0	0	1	1	-8 dB
Х	Х	Х	Х	0	1	0	0	-6 dB
Х	Х	Х	Х	0	1	0	1	-4 dB
Х	Х	Х	Х	0	1	1	0	-2 dB
Х	Х	Х	Х	Х	1	1	1	0 dB
Х	Х	Х	Х	1	1	1	0	2 dB
Х	Х	Х	Х	1	1	0	1	4 dB
Х	Х	Х	Х	1	1	0	0	6 dB
Х	Х	Х	Х	1	0	1	1	8 dB
Х	Х	Х	Х	1	0	1	0	10 dB
Х	Х	Х	Х	1	0	0	1	12 dB
Х	Х	Х	Х	1	0	0	0	14 dB



MSB							LSB	Treble gain
D7	D6	D5	D4	D3	D2	D1	D0	2-dB steps
Х	Х	Х	Х	0	0	0	0	-14 dB
Х	Х	Х	Х	0	0	0	1	-12 dB
Х	Х	Х	Х	0	0	1	0	-10 dB
Х	Х	Х	Х	0	0	1	1	-8 dB
Х	Х	Х	Х	0	1	0	0	-6 dB
Х	Х	Х	Х	0	1	0	1	-4 dB
Х	Х	Х	Х	0	1	1	0	-2d B
Х	Х	Х	Х	Х	1	1	1	0 dB
Х	Х	Х	Х	1	1	1	0	2 dB
Х	Х	Х	Х	1	1	0	1	4 dB
Х	Х	Х	Х	1	1	0	0	6 dB
Х	Х	Х	Х	1	0	1	1	8 dB
Х	Х	Х	Х	1	0	1	0	10 dB
Х	Х	Х	Х	1	0	0	1	12 dB
Х	Х	Х	Х	1	0	0	0	14 dB

 Table 13.
 Treble gain value (sub address 0x5)

Table 14.	Speaker attenuation value (sub address 0x6, 0x7)
	Speaker attenuation value (Sub address 0x0, 0x7)

MSB							LSB	Speaker attenuation
D7	D6	D5	D4	D3	D2	D1	D0	1-dB steps
Х	0	0	0	0	0	0	0	0 dB
Х	0	0	0	0	0	0	1	1 dB
Х	0	0	0	0	0	1	0	2 dB
Х	0	0	0	0	0	1	1	3 dB
Х	0	0	0	0	1	0	0	4 dB
Х	0	0	0	0	1	0	1	5 dB
Х	0	0	0	0	1	1	0	6 dB
Х	0	0	0	0	1	1	1	7 dB
Х	0	0	0	1	0	0	0	8 dB
Х	0	0	1	0	0	0	0	16 dB
Х	0	0	1	1	0	0	0	24 dB
Х	0	1	0	0	0	0	0	32 dB
Х	0	1	0	1	0	0	0	40 dB
Х	0	1	1	0	0	0	0	48 dB
Х	0	1	1	1	0	0	0	56 dB




MSB			Speaker attenuation					
D7	D6	D5	D4	D3	D2	D1	D0	1-dB steps
Х	1	0	0	0	0	0	0	64 dB
Х	1	0	0	1	0	0	0	72 dB
Х	1	1	1	1	Х	Х	Х	MUTE

 Table 14.
 Speaker attenuation value (sub address 0x6, 0x7) (continued)



# 7 Chip input/output circuits






Figure 19. Pins 26, 27






Figure 20. Pins 1, 2, 3, 4, 5, 6, 7, 28















Figure 23. Pins 10, 17
























Figure 28. Pin 22







8

# Package information

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			2.65			0.104
a1	0.1		0.3	0.004		0.012
b	0.35		0.49	0.014		0.019
b1	0.23		0.32	0.009		0.013
с		0.5			0.020	
c1	45° (typ.)					
D	17.7		18.1	0.697		0.713
E	10		10.65	0.394		0.419
е		1.27			0.050	
e3		16.51			0.65	
F	7.4		7.6	0.291		0.299
L	0.4		1.27	0.016		0.050
S	8 ° (max.)					





# 9 Revision history

### Table 15. Document revision history

Date	Revision	Changes
Jan-2004	1	Initial release
Jun-2004	2	Modified presentation
14-Nov-2007	3	Updated titles to <i>Figure 9</i> and <i>Figure 10</i> Minor updates to presentation
20-Nov-2007	4 Updated <i>Figure 23</i> and <i>Figure 27</i>	



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Audio DSPs category:

Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below :

AT85C51SND3B1-RTTUL BR281W31A101V1G CS47048C-CQZR MAX9892ERT+T SB3231-E1 HMC1022-SX SA3229-E1-T LC75056PE-H IA8201-RDI-01 R3710-CEAA-E1 HMC5622LS7TR TAS3204PAGR LC823450TA-2H LC823450XDTBG ZL38052LDG1 ADAU1452WBCPZ-RL ADAV4601BSTZ AD1954YSTZ ADAU1701JSTZ-RL AD1940YSTZ ADAU1701JSTZ ADAU1702JSTZ ADAU1401AWBSTZ-RL PT2399 XD567 XD1881 LM4863G-N20-R IA8201CQ SPK2611HM7H-1-2 CM108B CM118B HS-100B CM108AH CMX823E4 S1V30120F01A100 CMX138AE1 MAX9892ELTT LC786820E-6E03-3H DSPB56720AG LC823455XATBG XFS3031CNP ZL38060LDG1 BD37033FV-ME2 BM28720MUV-E2 WT588H-16S WT588S-16S WT588D-20SS BD3702FV-E2 TEA1062NG-S16-R TM2313