


Double channel high-side driver with MultiSense analog feedback for automotive applications

Datasheet - production data



Features

Max transient supply voltage	V _{CC}	41 V
Operating voltage range	V _{CC}	4 to 28 V
Typ. on-state resistance (per Ch)	R _{ON}	12 mΩ
Current limitation (typ)	I _{LIMH}	75 A
Standby current (max)	I _{STBY}	0.5 μA

- AEC-Q100 qualified
- General
 - Double channel smart high side driver with MultiSense analog feedback
 - Very low standby current
 - Compatible with 3 V and 5 V CMOS outputs
- MultiSense diagnostic functions
 - Multiplexed analog feedback of: load current with high precision proportional current mirror, V_{CC} supply voltage and T_{CHIP} device temperature
 - Overload and short to ground (power limitation) indication
 - Thermal shutdown indication
 - Off-state open-load detection
 - Output short to V_{CC} detection
 - Sense enable/ disable
- Protections
 - Undervoltage shutdown
 - Overvoltage clamp
 - Load current limitation
 - Self limiting of fast thermal transients



- Configurable latch-off on overtemperature or power limitation with dedicated fault reset pin
- Loss of ground and loss of V_{CC}
- Reverse battery through self turn-on
- Electrostatic discharge protection

Applications

- All types of Automotive resistive, inductive and capacitive loads
- Specially intended for Automotive Turn Indicators (up to 3 x P27W or SAE1156 and 2 x R5W paralleled or Automotive Headlamps)

Description

The device is a double channel high-side driver manufactured using ST proprietary VIPower® M0-7 technology and housed in PowerSSO-36 package. The device is designed to drive 12 V automotive grounded loads through a 3 V and 5 V CMOS-compatible interface, providing protection and diagnostics.

The device integrates advanced protective functions such as load current limitation, overload active management by power limitation and overtemperature shutdown with configurable latch-off.

A $\overline{\text{FaultRST}}$ pin unlatches the output in case of fault or disables the latch-off functionality.

A dedicated multifunction multiplexed analog output pin delivers sophisticated diagnostic functions including high precision proportional load current sense, supply voltage feedback and chip temperature sense, in addition to the detection of overload and short circuit to ground, short to V_{CC} and OFF-state open-load.

A sense enable pin allows OFF-state diagnosis to be disabled during the module low-power mode as well as external sense resistor sharing among similar devices.

Contents

1	Block diagram and pin description	5
2	Electrical specification.....	7
2.1	Absolute maximum ratings	7
2.2	Thermal data	8
2.3	Main electrical characteristics	8
2.4	Electrical characteristics curves	21
3	Protections.....	25
3.1	Power limitation	25
3.2	Thermal shutdown.....	25
3.3	Current limitation	25
3.4	Negative voltage clamp.....	25
4	Application information	26
4.1	GND protection network against reverse battery.....	26
4.2	Immunity against transient electrical disturbances	27
4.3	MCU I/Os protection.....	27
4.4	Multisense - analog current sense	28
4.4.1	Principle of Multisense signal generation	29
4.4.2	TCASE and VCC monitor	31
4.4.3	Short to VCC and OFF-state open-load detection	32
5	Maximum demagnetization energy (VCC = 16 V)	33
6	Package and PCB thermal data	34
6.1	PowerSSO-36 thermal data	34
7	Package information	38
7.1	PowerSSO-36 package information	38
7.2	PowerSSO-36 packing information	40
7.3	PowerSSO-36 marking information.....	42
8	Order codes	43
9	Revision history	44

List of tables

Table 1: Pin functions	5
Table 2: Suggested connections for unused and not connected pins.....	6
Table 3: Absolute maximum ratings	7
Table 4: Thermal data.....	8
Table 5: Power section	8
Table 6: Switching (VCC = 13 V; -40 °C < Tj < 150 °C, unless otherwise specified)	9
Table 7: Logic Inputs (7 V < VCC < 28 V; -40°C < Tj < 150°C).....	10
Table 8: Protections (7 V < VCC < 18 V; -40°C < Tj < 150°C)	11
Table 9: MultiSense (7 V < VCC < 18 V; -40°C < Tj < 150°C)	11
Table 10: Truth table.....	19
Table 11: MultiSense multiplexer addressing.....	20
Table 12: ISO 7637-2 - electrical transient conduction along supply line.....	27
Table 13: MultiSense pin levels in off-state	31
Table 14: PCB properties	35
Table 15: Thermal parameters	36
Table 16: PowerSSO-36 mechanical data.....	38
Table 17: Reel dimensions	40
Table 18: PowerSSO-36 carrier tape dimensions	41
Table 19: Device summary	43
Table 20: Document revision history	44

List of figures

Figure 1: Block diagram	5
Figure 2: Configuration diagram (top view).....	6
Figure 3: Current and voltage conventions.....	7
Figure 4: IOOUT/ISENSE vs. IOOUT.....	17
Figure 5: Current sense precision vs. IOOUT	17
Figure 6: Switching times and Pulse skew	18
Figure 7: MultiSense timings (current sense mode)	18
Figure 8: MultiSense timings (chip temperature and VCC sense mode)	19
Figure 9: TDSKON.....	19
Figure 10: OFF-state output current	21
Figure 11: Standby current	21
Figure 12: IGND(ON) vs. Iout	21
Figure 13: Logic Input high level voltage	21
Figure 14: Logic Input low level voltage.....	21
Figure 15: High level logic input current	21
Figure 16: Low level logic input current	22
Figure 17: Logic Input hysteresis voltage	22
Figure 18: FaultRST Input clamp voltage	22
Figure 19: Undervoltage shutdown.....	22
Figure 20: On-state resistance vs. Tcase	22
Figure 21: On-state resistance vs. VCC	22
Figure 22: Turn-on voltage slope.....	23
Figure 23: Turn-off voltage slope.....	23
Figure 24: Won vs. Tcase.....	23
Figure 25: Woff vs. Tcase.....	23
Figure 26: ILIMH vs. Tcase.....	23
Figure 27: OFF-state open-load voltage detection threshold	23
Figure 28: Vsense clamp vs. Tcase.....	24
Figure 29: Vsenseh vs. Tcase	24
Figure 30: Application diagram	26
Figure 31: Simplified internal structure	26
Figure 32: MultiSense and diagnostic – block diagram	28
Figure 33: MultiSense block diagram	29
Figure 34: Analogue HSD – open-load detection in off-state	30
Figure 35: Open-load / short to VCC condition.....	31
Figure 36: GND voltage shift	32
Figure 37: Maximum turn off current versus inductance	33
Figure 38: PowerSSO-36 PCB board.....	34
Figure 39: Rthj-amb vs PCB copper area in open box free air condition (one channel on)	35
Figure 40: PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)	36
Figure 41: Thermal fitting model of a double-channel HSD in PowerSSO-16.....	36
Figure 42: PowerSSO-36 package outline	38
Figure 43: PowerSSO-36 reel 13"	40
Figure 44: PowerSSO-36 carrier tape	41
Figure 45: PowerSSO-36 schematic drawing of leader and trailer tape	42
Figure 46: PowerSSO-36 marking information	42

1 Block diagram and pin description

Figure 1: Block diagram




Table 1: Pin functions

Name	Function
V _{CC}	Battery connection.
OUTPUT _{0,1}	Power output.
GND	Ground connection.
INPUT _{0,1}	Voltage controlled input pin with hysteresis, compatible with 3V and 5V CMOS outputs. They control output switch state.
MultiSense	Multiplexed analog sense output pin; delivers a current proportional to the selected diagnostic: load current, supply voltage or chip temperature.
SEN	Active high compatible with 3V and 5V CMOS outputs; it enables the MultiSense diagnostic pin.
SEL _{0,1}	Active high compatible with 3V and 5V CMOS outputs; they address the MultiSense multiplexer.
FaultRST	Active low compatible with 3V and 5V CMOS outputs; unlatches the output in case of fault; if kept low, sets the outputs in auto-restart mode.

Figure 2: Configuration diagram (top view)




Table 2: Suggested connections for unused and not connected pins


Connection/pin	MultiSense	N.C.	Output	Input	SEn, SELx, FaultRST
Floating	Not allowed	X ⁽¹⁾	X	X	X
To ground	Through 1 kΩ resistor	X	Not allowed	Through 15 kΩ resistor	Through 15 kΩ resistor

Notes:

⁽¹⁾X: do not care.

2 Electrical specification

Figure 3: Current and voltage conventions



$V_{Fn} = V_{OUTn} - V_{CC}$ during reverse battery condition.

2.1 Absolute maximum ratings

Stressing the device above the rating listed in [Table 3: "Absolute maximum ratings"](#) may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the conditions in table below for extended periods may affect device reliability.

Table 3: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{CC}	DC supply voltage	38	V
-V _{CC}	Reverse DC supply voltage	16	
V _{CCPK}	Maximum transient supply voltage (ISO7637-2:2004 Pulse 5b level IV clamped to 40 V; R _L = 4 Ω)	40	
V _{CCJS}	Maximum jump start voltage for single pulse short circuit protection	28	
-I _{GND}	DC reverse ground pin current	200	mA
I _{OUT}	OUTPUT _{0,1} DC output current	Internally limited	A
-I _{OUT}	Reverse DC output current	22	
I _{IN}	INPUT _{0,1} DC input current	-1 to 10	mA
I _{SE_n}	SE _n DC input current		
I _{SEL}	SEL _{0,1} DC input current		
I _{FR}	FaultRST DC input current		
V _{FR}	FaultRST DC input voltage	7.5	V

Symbol	Parameter	Value	Unit
I _{SENSE}	MultiSense pin DC output current ($V_{GND} = V_{CC}$ and $V_{SENSE} < 0$ V)	10	mA
	MultiSense pin DC output current in reverse ($V_{CC} < 0$ V)	-20	
E _{MAX}	Maximum switching energy (single pulse) ($T_{DEMAG} = 0.4$ ms; $T_{jstart} = 150^{\circ}\text{C}$)	144	mJ
V _{ESD}	Electrostatic discharge (JEDEC 22 A-114 F)	4000	V
	• INPUT _{0,1}	2000	V
	• MultiSense	4000	V
	• SEn, SEL _{0,1} , FaultRST	4000	V
	• OUTPUT _{0,1}	4000	V
	• V _{CC}	4000	V
V _{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
T _j	Junction operating temperature	-40 to 150	°C
T _{stg}	Storage temperature	-55 to 150	

2.2 Thermal data

Table 4: Thermal data

Symbol	Parameter	Typ. value	Unit
R _{thj-board}	Thermal resistance junction-board (JEDEC JESD 51-5 / 51-8) ⁽¹⁾⁽²⁾	4	°C/W
R _{thj-amb}	Thermal resistance junction-ambient (JEDEC JESD 51-5) ⁽¹⁾⁽³⁾	50.6	
R _{thj-amb}	Thermal resistance junction-ambient (JEDEC JESD 51-7) ⁽¹⁾⁽²⁾	16.6	

Notes:

⁽¹⁾One channel ON.

⁽²⁾Device mounted on four-layers 2s2p PCB

⁽³⁾Device mounted on two-layers 2s0p PCB with 2 cm² heatsink copper trace

2.3 Main electrical characteristics

7 V < V_{CC} < 28 V; -40°C < T_j < 150°C, unless otherwise specified.

All typical values refer to V_{CC} = 13 V; T_j = 25°C, unless otherwise specified.

Table 5: Power section

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V _{CC}	Operating supply voltage		4	13	28	V
V _{USD}	Undervoltage shutdown				4	
V _{USDReset}	Undervoltage shutdown reset				5	
V _{USDhyst}	Undervoltage shutdown hysteresis			0.3		
R _{ON}	On-state resistance ⁽¹⁾	I _{OUT} = 7 A; T _j = 25°C		12		mΩ
		I _{OUT} = 7 A; T _j = 150°C			24	

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
		$I_{OUT} = 7 \text{ A}; V_{CC} = 4 \text{ V}; T_j = 25^\circ\text{C}$			18	
R_{ON_REV}	On-state resistance in reverse battery	$I_{OUT} = -7 \text{ A}; V_{CC} = -13 \text{ V}; T_j = 25^\circ\text{C}$		12		m Ω
V_{clamp}	Clamp voltage	$I_S = 20 \text{ mA}; 25^\circ\text{C} < T_j < 150^\circ\text{C}$	41	46	52	V
		$I_S = 20 \text{ mA}; T_j = -40^\circ\text{C}$	38			V
I_{STBY}	Supply current in standby at $V_{CC} = 13 \text{ V}$ ⁽²⁾	$V_{CC} = 13 \text{ V}; V_{IN0,1} = V_{OUT0,1} = V_{FR} = V_{SEn} = 0 \text{ V}; V_{SELO,1} = 0 \text{ V}; T_j = 25^\circ\text{C}$			0.5	μA
		$V_{CC} = 13 \text{ V}; V_{IN0,1} = V_{OUT0,1} = V_{FR} = V_{SEn} = 0 \text{ V}; V_{SELO,1} = 0 \text{ V}; T_j = 85^\circ\text{C}$ ⁽³⁾			0.5	μA
		$V_{CC} = 13 \text{ V}; V_{IN0,1} = V_{OUT0,1} = V_{FR} = V_{SEn} = 0 \text{ V}; V_{SELO,1} = 0 \text{ V}; T_j = 125^\circ\text{C}$			3	μA
t_{D_STBY}	Standby mode blanking time	$V_{CC} = 13 \text{ V}; V_{IN0,1} = V_{OUT0,1} = 0 \text{ V}; V_{FR} = V_{SELO,1} = 0 \text{ V}; V_{SEn} = 5 \text{ V to } 0 \text{ V}$	60	300	550	μs
$I_{S(ON)}$	Supply current	$V_{CC} = 13 \text{ V}; V_{SEn} = V_{FR} = V_{SELO,1} = 0 \text{ V}; V_{IN0,1} = 5 \text{ V}; I_{OUT0} = 0 \text{ A}; I_{OUT1} = 0 \text{ A}$		5	8	mA
$I_{GND(ON)}$	Control stage current consumption in ON state. All channels active.	$V_{CC} = 13 \text{ V}; V_{SEn} = 5 \text{ V}; V_{FR} = V_{SELO,1} = 0 \text{ V}; V_{IN0,1} = 5 \text{ V}; I_{OUT0} = 7 \text{ A}; I_{OUT1} = 7 \text{ A}$			10	mA
$I_{L(off)}$	Off-state output current at $V_{CC} = 13 \text{ V}$ ⁽¹⁾	$V_{IN0,1} = V_{OUT0,1} = 0 \text{ V}; V_{CC} = 13 \text{ V}; T_j = 25^\circ\text{C}$	0	0.01	0.5	μA
		$V_{IN0,1} = V_{OUT0,1} = 0 \text{ V}; V_{CC} = 13 \text{ V}; T_j = 125^\circ\text{C}$	0		3	
V_F	Output - V_{CC} diode voltage ⁽¹⁾	$I_{OUT} = -7 \text{ A}; T_j = 150^\circ\text{C}$			0.7	V

Notes:

(1) For each channel.

(2) PowerMOS leakage included.

(3) Parameter specified by design; not subjected to production test.

Table 6: Switching ($V_{CC} = 13 \text{ V}; -40^\circ\text{C} < T_j < 150^\circ\text{C}$, unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$ ⁽¹⁾	Turn-on delay time at $T_j = 25^\circ\text{C}$	$R_L = 1.84 \Omega$	10	50	120	μs
$t_{d(off)}$ ⁽¹⁾	Turn-off delay time at $T_j = 25^\circ\text{C}$		10	45	100	
$(dV_{OUT}/dt)_{on}$ ⁽¹⁾	Turn-on voltage slope at $T_j = 25^\circ\text{C}$	$R_L = 1.84 \Omega$	0.1	0.45	0.7	V/ μs
$(dV_{OUT}/dt)_{off}$ ⁽¹⁾	Turn-off voltage slope at $T_j = 25^\circ\text{C}$		0.2	0.5	0.8	
W_{ON}	Switching energy losses at turn-on (t_{won})	$R_L = 1.84 \Omega$	—	0.6	1.4 ⁽²⁾	mJ
W_{OFF}	Switching energy losses at turn-off (t_{woff})	$R_L = 1.84 \Omega$	—	0.6	1.3 ⁽²⁾	mJ

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{\text{SKEW}}^{(1)}$	Differential pulse skew ($t_{\text{PHL}} - t_{\text{PLH}}$)	$R_L = 1.84 \Omega$	-60	-10	40	μs

Notes:

(1) See [Figure 6: "Switching times and Pulse skew"](#)

(2) Parameter guaranteed by design and characterization, not subjected to production test.

Table 7: Logic Inputs (7 V < V_{CC} < 28 V; -40°C < T_j < 150°C)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
INPUT_{0,1} characteristics						
V_{IL}	Input low level voltage				0.9	V
I_{IL}	Low level input current	$V_{\text{IN}} = 0.9 \text{ V}$	1			μA
V_{IH}	Input high level voltage		2.1			V
I_{IH}	High level input current	$V_{\text{IN}} = 2.1 \text{ V}$			10	μA
$V_{\text{I(hyst)}}$	Input hysteresis voltage		0.2			V
V_{ICL}	Input clamp voltage	$I_{\text{IN}} = 1 \text{ mA}$	5.3		7.2	V
		$I_{\text{IN}} = -1 \text{ mA}$		-0.7		
FaultRST characteristics						
V_{FRL}	Input low level voltage				0.9	V
I_{FRL}	Low level input current	$V_{\text{IN}} = 0.9 \text{ V}$	1			μA
V_{FRH}	Input high level voltage		2.1			V
I_{FRH}	High level input current	$V_{\text{IN}} = 2.1 \text{ V}$			10	μA
$V_{\text{FR(hyst)}}$	Input hysteresis voltage		0.2			V
V_{FRCL}	Input clamp voltage	$I_{\text{IN}} = 1 \text{ mA}$	5.3		7.5	V
		$I_{\text{IN}} = -1 \text{ mA}$		-0.7		
SEL_{0,1} characteristics (7 V < V_{CC} < 18 V)						
V_{SELL}	Input low level voltage				0.9	V
I_{SELL}	Low level input current	$V_{\text{IN}} = 0.9 \text{ V}$	1			μA
V_{SELH}	Input high level voltage		2.1			V
I_{SELH}	High level input current	$V_{\text{IN}} = 2.1 \text{ V}$			10	μA
$V_{\text{SEL(hyst)}}$	Input hysteresis voltage		0.2			V
V_{SELCL}	Input clamp voltage	$I_{\text{IN}} = 1 \text{ mA}$	5.3		7.2	V
		$I_{\text{IN}} = -1 \text{ mA}$		-0.7		
SEn characteristics (7 V < V_{CC} < 18 V)						
V_{SEnL}	Input low level voltage				0.9	V
I_{SEnL}	Low level input current	$V_{\text{IN}} = 0.9 \text{ V}$	1			μA
V_{SEnH}	Input high level voltage		2.1			V
I_{SEnH}	High level input current	$V_{\text{IN}} = 2.1 \text{ V}$			10	μA
$V_{\text{SEn(hyst)}}$	Input hysteresis voltage		0.2			V
V_{SEnCL}	Input clamp voltage	$I_{\text{IN}} = 1 \text{ mA}$	5.3		7.2	V

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
		$I_{IN} = -1 \text{ mA}$		-0.7		

Table 8: Protections ($7 \text{ V} < V_{CC} < 18 \text{ V}$; $-40^\circ\text{C} < T_j < 150^\circ\text{C}$)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{LIMH}^{(1)}$	DC short circuit current	$V_{CC} = 13 \text{ V}$	60	75	96	A
		$4 \text{ V} < V_{CC} < 18 \text{ V}^{(2)}$			96	
I_{LIML}	Short circuit current during thermal cycling	$V_{CC} = 13 \text{ V}$; $T_R < T_j < T_{TSD}$		25		
T_{TSD}	Shutdown temperature		150	175	200	°C
T_R	Reset temperature ⁽²⁾		$T_{RS} + 1$	$T_{RS} + 5$		
T_{RS}	Thermal reset of fault diagnostic indication	$V_{FR} = 0 \text{ V}$; $V_{SEN} = 5 \text{ V}$	135			
T_{HYST}	Thermal hysteresis ($T_{TSD} - T_R$) ⁽²⁾			5		
ΔT_{J_SD}	Dynamic temperature			60		K
t_{LATCH_RST}	Fault reset time for output unlatch ⁽²⁾	$V_{FR} = 5 \text{ V to } 0 \text{ V}$; $V_{SEN} = 5 \text{ V}$; $V_{IN0,1} = 5 \text{ V}$; $V_{SELO,1} = 0 \text{ V}$	3	10	20	μs
V_{DEMAG}	Turn-off output voltage clamp	$I_{OUT} = 2 \text{ A}$; $L = 6 \text{ mH}$; $T_j = -40^\circ\text{C}$	$V_{CC} - 38$			V
		$I_{OUT} = 2 \text{ A}$; $L = 6 \text{ mH}$; $T_j = 25^\circ\text{C to } 150^\circ\text{C}$	$V_{CC} - 41$	$V_{CC} - 46$	$V_{CC} - 52$	
V_{ON}	Output voltage drop limitation	$I_{OUT} = 0.7 \text{ A}$		20		mV

Notes:

(1)Parameter guaranteed by an indirect test sequence.

(2)Parameter guaranteed by design and characterization; not subjected to production test.

Table 9: MultiSense ($7 \text{ V} < V_{CC} < 18 \text{ V}$; $-40^\circ\text{C} < T_j < 150^\circ\text{C}$)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{SENSE_CL}	MultiSense clamp voltage	$V_{SEN} = 0 \text{ V}$; $I_{SENSE} = 1 \text{ mA}$	-17		-12	V
		$V_{SEN} = 0 \text{ V}$; $I_{SENSE} = -1 \text{ mA}$		7		V
Current Sense characteristics						
K_{OL}	I_{OUT}/I_{SENSE}	$I_{OUT} = 10 \text{ mA}$; $V_{SENSE} = 0.5 \text{ V}$; $V_{SEN} = 5 \text{ V}$	1400			
$dK_{cal}/K_{cal}^{(1)(2)}$	Current sense ratio drift at calibration point	$I_{CAL} = 130 \text{ mA}$; $I_{OUT} = 10 \text{ mA to } 250 \text{ mA}$; $V_{SENSE} = 0.5 \text{ V}$; $V_{SEN} = 5 \text{ V}$	-35		35	%

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
K_{LED}	I_{OUT}/I_{SENSE}	$I_{OUT} = 250 \text{ mA};$ $V_{SENSE} = 0.5 \text{ V};$ $V_{SEN} = 5 \text{ V}$	2490	5100	8000	
K_0	I_{OUT}/I_{SENSE}	$I_{OUT} = 0.7 \text{ A};$ $V_{SENSE} = 0.5 \text{ V};$ $V_{SEN} = 5 \text{ V}$	2560	5120	7680	
$dK_0/K_0^{(1)(2)}$	Current sense ratio drift	$I_{OUT} = 0.7 \text{ A};$ $V_{SENSE} = 0.5 \text{ V};$ $V_{SEN} = 5 \text{ V}$	-25		25	%
K_1	I_{OUT}/I_{SENSE}	$I_{OUT} = 1.4 \text{ A};$ $V_{SENSE} = 4 \text{ V};$ $V_{SEN} = 5 \text{ V}$	3480	4900	6470	
$dK_1/K_1^{(1)(2)}$	Current sense ratio drift	$I_{OUT} = 1.4 \text{ A};$ $V_{SENSE} = 4 \text{ V};$ $V_{SEN} = 5 \text{ V}$	-20		20	%
K_2	I_{OUT}/I_{SENSE}	$I_{OUT} = 7 \text{ A};$ $V_{SENSE} = 4 \text{ V};$ $V_{SEN} = 5 \text{ V}$	3410	4280	5120	
$dK_2/K_2^{(1)(2)}$	Current sense ratio drift	$I_{OUT} = 7 \text{ A};$ $V_{SENSE} = 4 \text{ V};$ $V_{SEN} = 5 \text{ V}$	-10		10	%
K_3	I_{OUT}/I_{SENSE}	$I_{OUT} = 21 \text{ A};$ $V_{SENSE} = 4 \text{ V};$ $V_{SEN} = 5 \text{ V}$	3810	4300	4660	
$dK_3/K_3^{(1)(2)}$	Current sense ratio drift	$I_{OUT} = 21 \text{ A};$ $V_{SENSE} = 4 \text{ V};$ $V_{SEN} = 5 \text{ V}$	-5		5	%
I_{SENSE0}	MultiSense leakage current	MultiSense disabled: $V_{SEN} = 0 \text{ V};$	0		0.5	μA
		MultiSense disabled: $-1 \text{ V} < V_{SENSE} < 5 \text{ V}^{(1)}$	-0.5		0.5	μA
		MultiSense enabled: $V_{SEN} = 5 \text{ V};$ All channel ON; $I_{OUTX} = 0 \text{ A};$ ChX diagnostic selected; <ul style="list-style-type: none"> E.g. Ch0: $V_{IN0} = 5 \text{ V};$ $V_{IN1} = 5 \text{ V};$ $V_{SEL0} = 0 \text{ V};$ $V_{SEL1} = 0 \text{ V};$ $I_{OUT0} = 0 \text{ A};$ $I_{OUT1} = 7 \text{ A}$ 	0		2	μA

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
		MultiSense enabled: V _{SEn} = 5 V; Ch _x channel OFF; Ch _x diagnostic selected; <ul style="list-style-type: none"> E.g. Ch₀: V_{IN0} = 0 V; V_{IN1} = 5 V; V_{SELO} = 0 V; V_{SEL1} = 0 V; I_{OUT1} = 7 A 	0		2	μA
V _{OUT_MSD} ⁽¹⁾	Output Voltage for MultiSense shutdown	V _{SEn} = 5 V; R _{SENSE} = 2.7 kΩ <ul style="list-style-type: none"> E.g. Ch₀: V_{IN0} = 5 V; V_{SELO} = 0 V; V_{SEL1} = 0 V; I_{OUT0} = 7 A 		5		V
V _{SENSE_SAT}	Multisense saturation voltage	V _{CC} = 7 V; R _{SENSE} = 2.7 kΩ; V _{SEn} = 5 V; V _{IN0} = 5 V; V _{SELO,1} = 0 V; I _{OUT0} = 21 A; T _j = 150°C	5			V
I _{SENSE_SAT} ⁽¹⁾	CS saturation current	V _{CC} = 7 V; V _{SENSE} = 4 V; V _{SEn} = 5 V; V _{IN0} = 5 V; V _{SELO,1} = 0 V; T _j = 150°C	4			mA
I _{OUT_SAT} ⁽¹⁾	Output saturation current	V _{CC} = 7 V; V _{SENSE} = 4 V; V _{IN0} = 5 V; V _{SEn} = 5 V; V _{SELO,1} = 0 V; T _j = 150°C	23			A
Off-state diagnostic						
V _{OL}	Off-state open-load voltage detection threshold	V _{SEn} = 5 V; Ch _x OFF; Ch _x diagnostic selected <ul style="list-style-type: none"> E.g: Ch₀ V_{IN0} = 0 V; V_{SELO} = 0 V; V_{SEL1} = 0 V 	2	3	4	V
I _{L(off2)}	OFF state output sink current	V _{IN} = 0 V; V _{OUT} = V _{OL} ; T _j = -40°C to 125°C	-100		-15	μA
t _{DSTKON}	Off-state diagnostic delay time from falling edge of INPUT (see Figure 9: "TDSKON")	V _{SEn} = 5 V; Ch _x ON to OFF transition Ch _x diagnostic selected <ul style="list-style-type: none"> E.g: Ch₀ V_{IN0} = 5 V to 0 V; V_{SELO} = 0 V; V_{SEL1} = 0 V; I_{OUT0} = 0 A; V_{OUT} = 4 V 	100	350	700	μs

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{D_OL_V}$	Settling time for valid OFF-state open load diagnostic indication from rising edge of SEn	$V_{IN0} = 0\text{ V}; V_{IN1} = 0\text{ V}; V_{FR} = 0\text{ V}; V_{SELO} = 0\text{ V}; V_{SEL1} = 0\text{ V}; V_{OUT0} = 4\text{ V}; V_{SEn} = 0\text{ V}$ to 5 V			60	μs
t_{D_VOL}	Off-state diagnostic delay time from rising edge of V_{OUT}	$V_{SEn} = 5\text{ V}; Ch_X$ OFF Ch_X diagnostic selected <ul style="list-style-type: none"> E.g: Ch_0 $V_{IN0} = 0\text{ V}; V_{SELO} = 0\text{ V}; V_{SEL1} = 0\text{ V}; V_{OUT} = 0\text{ V}$ to 4 V 		5	30	μs
Chip temperature analog feedback						
V_{SENSE_TC}	MultiSense output voltage proportional to chip temperature	$V_{SEn} = 5\text{ V}; V_{SELO} = 0\text{ V}; V_{SEL1} = 5\text{ V}; V_{IN0,1} = 0\text{ V}; R_{SENSE} = 1\text{ k}\Omega; T_j = -40^\circ\text{C}$	2.325	2.41	2.495	V
		$V_{SEn} = 5\text{ V}; V_{SELO} = 0\text{ V}; V_{SEL1} = 5\text{ V}; V_{IN0,1} = 0\text{ V}; R_{SENSE} = 1\text{ k}\Omega; T_j = 25^\circ\text{C}$	1.985	2.07	2.155	V
		$V_{SEn} = 5\text{ V}; V_{SELO} = 0\text{ V}; V_{SEL1} = 5\text{ V}; V_{IN0,1} = 0\text{ V}; R_{SENSE} = 1\text{ k}\Omega; T_j = 125^\circ\text{C}$	1.435	1.52	1.605	V
$dV_{SENSE_TC}/dT^{(1)}$	Temperature coefficient	$T_j = -40^\circ\text{C}$ to 150°C		-5.5		mV/K
Transfer function		$V_{SENSE_TC}(T) = V_{SENSE_TC}(T_0) + dV_{SENSE_TC} / dT * (T - T_0)$				
V_{CC} supply voltage analog feedback						
V_{SENSE_VCC}	MultiSense output voltage proportional to V_{CC} supply voltage	$V_{CC} = 13\text{ V}; V_{SEn} = 5\text{ V}; V_{SELO} = 5\text{ V}; V_{SEL1} = 5\text{ V}; V_{IN0,1} = 0\text{ V}; R_{SENSE} = 1\text{ k}\Omega$	3.16	3.23	3.3	V
Transfer function ⁽³⁾		$V_{SENSE_VCC} = V_{CC} / 4$				
Fault diagnostic feedback (see Table 10: "Truth table")						
V_{SENSEH}	MultiSense output voltage in fault condition	$V_{CC} = 13\text{ V}; R_{SENSE} = 1\text{ k}\Omega;$ <ul style="list-style-type: none"> E.g: Ch_0 in open load $V_{IN0} = 0\text{ V}; V_{SEn} = 5\text{ V}; V_{SELO} = 0\text{ V}; V_{SEL1} = 0\text{ V}; I_{OUT0} = 0\text{ A}; V_{OUT} = 4\text{ V}$ 	5		6.6	V

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I _{SENSEH}	MultiSense output current in fault condition	V _{CC} = 13 V; V _{SENSE} = 5 V	7	20	30	mA
MultiSense timings (current sense mode - see Figure 7: "MultiSense timings (current sense mode)")⁽⁴⁾						
t _{DSENSE1H}	Current sense settling time from rising edge of SEn	V _{IN} = 5 V; V _{SEn} = 0 V to 5 V; R _{SENSE} = 1 kΩ; R _L = 1.84 Ω			60	μs
t _{DSENSE1L}	Current sense disable delay time from falling edge of SEn	V _{IN} = 5 V; V _{SEn} = 5 V to 0 V; R _{SENSE} = 1 kΩ; R _L = 1.84 Ω		5	20	μs
t _{DSENSE2H}	Current sense settling time from rising edge of INPUT	V _{IN} = 0 V to 5 V; V _{SEn} = 5 V; R _{SENSE} = 1 kΩ; R _L = 1.84 Ω		100	250	μs
Δt _{DSENSE2H}	Current sense settling time from rising edge of I _{OUT} (dynamic response to a step change of I _{OUT})	V _{IN} = 5 V; V _{SEn} = 5 V; R _{SENSE} = 1 kΩ; R _L = 1.84 Ω			100	μs
t _{DSENSE2L}	Current sense turn-off delay time from falling edge of INPUT	V _{IN} = 5 V to 0 V; V _{SEn} = 5 V; R _{SENSE} = 1 kΩ; R _L = 1.84 Ω		50	250	μs
MultiSense timings (chip temperature sense mode - see Figure 8: "MultiSense timings (chip temperature and VCC sense mode)")⁽⁴⁾						
t _{DSENSE3H}	V _{SENSE_TC} settling time from rising edge of SEn	V _{SEn} = 0 V to 5 V; V _{SELO} = 0 V; V _{SEL1} = 5 V; R _{SENSE} = 1 kΩ			60	μs
t _{DSENSE3L}	V _{SENSE_TC} disable delay time from falling edge of SEn	V _{SEn} = 5 V to 0 V; V _{SELO} = 0 V; V _{SEL1} = 5 V; R _{SENSE} = 1 kΩ			20	μs
MultiSense timings (V_{CC} voltage sense mode - see Figure 8: "MultiSense timings (chip temperature and VCC sense mode)")⁽⁴⁾						
t _{DSENSE4H}	V _{SENSE_VCC} settling time from rising edge of SEn	V _{SEn} = 0 V to 5 V; V _{SELO} = 5 V; V _{SEL1} = 5 V; R _{SENSE} = 1 kΩ			60	μs
t _{DSENSE4L}	V _{SENSE_VCC} disable delay time from falling edge of SEn	V _{SEn} = 5 V to 0 V; V _{SELO} = 5 V; V _{SEL1} = 5 V; R _{SENSE} = 1 kΩ			20	μs
MultiSense timings (Multiplexer transition times)⁽⁴⁾						

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
t_{D_XtoY}	MultiSense transition delay from Ch _X to Ch _Y	$V_{IN0} = 5\text{ V}; V_{IN1} = 5\text{ V};$ $V_{SEN} = 5\text{ V}; V_{SEL1} = 0\text{ V};$ $V_{SELO} = 0\text{ V to } 5\text{ V};$ $I_{OUT0} = 0\text{ A}; I_{OUT1} = 3\text{ A};$ $R_{SENSE} = 1\text{ k}\Omega$			20	μs
t_{D_CStoTC}	MultiSense transition delay from current sense to T _C sense	$V_{IN0} = 5\text{ V}; V_{SEN} = 5\text{ V};$ $V_{SELO} = 0\text{ V};$ $V_{SEL1} = 0\text{ V to } 5\text{ V};$ $I_{OUT0} = 3.5\text{ A};$ $R_{SENSE} = 1\text{ k}\Omega$			60	μs
t_{D_TCtoCS}	MultiSense transition delay from T _C sense to current sense	$V_{IN0} = 5\text{ V}; V_{SEN} = 5\text{ V};$ $V_{SELO} = 0\text{ V};$ $V_{SEL1} = 5\text{ V to } 0\text{ V};$ $I_{OUT0} = 3.5\text{ A};$ $R_{SENSE} = 1\text{ k}\Omega$			20	μs
$t_{D_CStoVCC}$	MultiSense transition delay from current sense to V _{CC} sense	$V_{IN1} = 5\text{ V}; V_{SEN} = 5\text{ V};$ $V_{SELO} = 5\text{ V};$ $V_{SEL1} = 0\text{ V to } 5\text{ V};$ $I_{OUT1} = 3.5\text{ A};$ $R_{SENSE} = 1\text{ k}\Omega$			60	μs
$t_{D_VCCtoCS}$	MultiSense transition delay from V _{CC} sense to current sense	$V_{IN1} = 5\text{ V}; V_{SEN} = 5\text{ V};$ $V_{SELO} = 5\text{ V};$ $V_{SEL1} = 5\text{ V to } 0\text{ V};$ $I_{OUT1} = 3.5\text{ A};$ $R_{SENSE} = 1\text{ k}\Omega$			20	μs
$t_{D_TCtoVCC}$	MultiSense transition delay from T _C sense to V _{CC} sense	$V_{CC} = 13\text{ V}; T_j = 125^\circ\text{C};$ $V_{SEN} = 5\text{ V};$ $V_{SELO} = 0\text{ V to } 5\text{ V};$ $V_{SEL1} = 5\text{ V};$ $R_{SENSE} = 1\text{ k}\Omega$			20	μs
$t_{D_VCCtoTC}$	MultiSense transition delay from V _{CC} sense to T _C sense	$V_{CC} = 13\text{ V}; T_j = 125^\circ\text{C};$ $V_{SEN} = 5\text{ V};$ $V_{SELO} = 5\text{ V to } 0\text{ V};$ $V_{SEL1} = 5\text{ V};$ $R_{SENSE} = 1\text{ k}\Omega$			20	μs
$t_{D_CSstoVSENSEH}$	MultiSense transition delay from stable current sense on Ch _X to V _{SENSEH} on Ch _Y	$V_{IN0} = 5\text{ V}; V_{IN1} = 0\text{ V};$ $V_{SEN} = 5\text{ V}; V_{SEL1} = 0\text{ V};$ $V_{SELO} = 0\text{ V to } 5\text{ V};$ $I_{OUT0} = 7\text{ A};$ $V_{OUT1} = 4\text{ V};$ $R_{SENSE} = 1\text{ k}\Omega$			20	μs

Notes:

- (1) Parameter specified by design; not subjected to production test.
- (2) All values refer to $V_{CC} = 13\text{ V}; T_j = 25^\circ\text{C}$, unless otherwise specified.
- (3) V_{CC} sensing and T_C sensing are referred to GND potential.
- (4) Transition delay are measured up to +/- 10% of final conditions.

Figure 4: IOUT/ISENSE vs. IOUT




Figure 5: Current sense precision vs. IOUT




Figure 6: Switching times and Pulse skew




Figure 7: MultiSense timings (current sense mode)




Figure 8: MultiSense timings (chip temperature and VCC sense mode)




Figure 9: TDSKON




Table 10: Truth table

Mode	Conditions	IN _x	FR	SEn	SEL _x	OUT _x	MultiSense	Comments
Standby	All logic inputs low	L	L	L	L	L	Hi-Z	Low quiescent current consumption
Normal	Nominal load connected; T _j < 150°C	L	X	See ⁽¹⁾		L	See ⁽¹⁾	Outputs configured for auto-restart
		H	L			H	See ⁽¹⁾	

Mode	Conditions	IN _x	FR	SEn	SEL _x	OUT _x	MultiSense	Comments
		H	H			H	See ⁽¹⁾	Outputs configured for latch off
Overload	Overload or short to GND causing: T _j > T _{TSD} or ΔT _j > ΔT _{j,SD}	L	X	See ⁽¹⁾		L	See ⁽¹⁾	
		H	L			H	See ⁽¹⁾	Output cycles with temperature hysteresis
		H	H			L	See ⁽¹⁾	Output latches off
Under-voltage	V _{CC} < V _{USD} (falling)	X	X	X	X	L L	Hi-Z Hi-Z	Re-start when V _{CC} > V _{USD} + V _{USDhyst} (rising)
Off-state diagnostics	Short to V _{CC}	L	X	See ⁽¹⁾		H	See ⁽¹⁾	
	Open-load	L	X			H	See ⁽¹⁾	External pull up
Negative output voltage	Inductive loads turn-off	L	X	See ⁽¹⁾		< 0 V	See ⁽¹⁾	

Notes:

⁽¹⁾Refer to [Table 11: "MultiSense multiplexer addressing"](#)

Table 11: MultiSense multiplexer addressing

SEn	SEL ₁	SEL ₀	MUXchannel	MultiSense output			
				Normal mode	Overload	Off-state diag. ⁽¹⁾	Negative output
L	X	X		Hi-Z			
H	L	L	Channel 0 diagnostic	I _{SENSE} = 1/K * I _{OUT0}	V _{SENSE} = V _{SENSEH}	V _{SENSE} = V _{SENSEH}	Hi-Z
H	L	H	Channel 1 diagnostic	I _{SENSE} = 1/K * I _{OUT1}	V _{SENSE} = V _{SENSEH}	V _{SENSE} = V _{SENSEH}	Hi-Z
H	H	L	T _{CHIP} Sense	V _{SENSE} = V _{SENSE_TC}			
H	H	H	V _{CC} Sense	V _{SENSE} = V _{SENSE_VCC}			

Notes:

⁽¹⁾In case the output channel corresponding to the selected MUX channel is latched off while the relevant input is low, Multisense pin delivers feedback according to OFF-State diagnostic. Example 1: FR = 1; IN₀ = 0; OUT₀ = L (latched); MUX channel = channel 0 diagnostic; Mutisense = 0. Example 2: FR = 1; IN₀ = 0; OUT₀ = latched, V_{OUT0} > V_{OL}; MUX channel = channel 0 diagnostic; Mutisense = V_{SENSEH}



2.4 Electrical characteristics curves






Figure 16: Low level logic input current




Figure 17: Logic Input hysteresis voltage




Figure 18: FaultRST Input clamp voltage




Figure 19: Undervoltage shutdown




Figure 20: On-state resistance vs. Tcase




Figure 21: On-state resistance vs. VCC




Figure 22: Turn-on voltage slope




Figure 23: Turn-off voltage slope




Figure 24: Won vs. Tcase




Figure 25: Woff vs. Tcase




Figure 26: ILIMH vs. Tcase




Figure 27: OFF-state open-load voltage detection threshold




Figure 28: Vsense clamp vs. Tcase





Figure 29: Vsenseh vs. Tcase



3 Protections

3.1 Power limitation

The basic working principle of this protection consists of an indirect measurement of the junction temperature swing ΔT_j through the direct measurement of the spatial temperature gradient on the device surface in order to automatically shut off the output MOSFET as soon as ΔT_j exceeds the safety level of ΔT_{j_SD} . According to the voltage level on the FaultRST pin, the output MOSFET switches on and cycles with a thermal hysteresis according to the maximum instantaneous power which can be handled (FaultRST = Low) or remains off (FaultRST = High). The protection prevents fast thermal transient effects and, consequently, reduces thermo-mechanical fatigue.

3.2 Thermal shutdown

In case the junction temperature of the device exceeds the maximum allowed threshold (typically 175°C), it automatically switches off and the diagnostic indication is triggered. According to the voltage level on the FaultRST pin, the device switches on again as soon as its junction temperature drops to T_R (FaultRST = Low) or remains off (FaultRST = High).

3.3 Current limitation


The device is equipped with an output current limiter in order to protect the silicon as well as the other components of the system (e.g. bonding wires, wiring harness, connectors, loads, etc.) from excessive current flow. Consequently, in case of short circuit, overload or during load power-up, the output current is clamped to a safety level, I_{LIMH} , by operating the output power MOSFET in the active region.

3.4 Negative voltage clamp

In case the device drives inductive load, the output voltage reaches a negative value during turn off. A negative voltage clamp structure limits the maximum negative voltage to a certain value, V_{DEMAG} , allowing the inductor energy to be dissipated without damaging the device.


4 Application information

Figure 30: Application diagram



4.1 GND protection network against reverse battery

Figure 31: Simplified internal structure



The device does not need any external components to protect the internal logic in case of a reverse battery condition. The protection is provided by internal structures.

In addition, due to the fact that the output MOSFET turns on even in reverse battery mode, thus providing the same low ohmic path as in regular operating conditions, no additional power dissipation has to be considered.

4.2 Immunity against transient electrical disturbances

The immunity of the device against transient electrical emissions, conducted along the supply lines and injected into the V_{CC} pin, is tested in accordance with ISO7637-2:2011 (E) and ISO 16750-2:2010.

The related function performance status classification is shown in [Table 12: "ISO 7637-2 - electrical transient conduction along supply line"](#).

Test pulses are applied directly to DUT (Device Under Test) both in ON and OFF-state and in accordance to ISO 7637-2:2011(E), chapter 4. The DUT is intended as the present device only, without components and accessed through V_{CC} and GND terminals.

Status II is defined in ISO 7637-1 Function Performance Status Classification (FPSC) as follows: "The function does not perform as designed during the test but returns automatically to normal operation after the test".

Table 12: ISO 7637-2 - electrical transient conduction along supply line

Test Pulse 2011(E)	Test pulse severity level with Status II functional performance status		Minimum number of pulses or test time	Burst cycle / pulse repetition time		Pulse duration and pulse generator internal impedance
	Level	$U_s^{(1)}$		min	max	
1	III	-112V	500 pulses	0,5 s		2ms, 10 Ω
2a	III	+55V	500 pulses	0,2 s	5 s	50 μ s, 2 Ω
3a	IV	-220V	1h	90 ms	100 ms	0.1 μ s, 50 Ω
3b	IV	+150V	1h	90 ms	100 ms	0.1 μ s, 50 Ω
4 ⁽²⁾	IV	-7V	1 pulse			100ms, 0.01 Ω
Load dump according to ISO 16750-2:2010						
Test B ⁽³⁾		40V	5 pulse	1 min		400ms, 2 Ω

Notes:

⁽¹⁾ U_s is the peak amplitude as defined for each test pulse in ISO 7637-2:2011(E), chapter 5.6.

⁽²⁾Test pulse from ISO 7637-2:2004(E).

⁽³⁾With 40 V external suppressor referred to ground ($-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$).

4.3 MCU I/Os protection

If a ground protection network is used and negative transients are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line both to prevent the microcontroller I/O pins from latching-up and to protect the HSD inputs.

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of microcontroller I/Os.

Equation

$$V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$$

Calculation example:

For $V_{CCpeak} = -150\text{ V}$; $I_{latchup} \geq 20\text{ mA}$; $V_{OH\mu C} \geq 4.5\text{ V}$

$7.5\text{ k}\Omega \leq R_{prot} \leq 140\text{ k}\Omega$.

Recommended values: $R_{prot} = 15\text{ k}\Omega$


4.4 Multisense - analog current sense

Diagnostic information on device and load status are provided by an analog output pin (MultiSense) delivering the following signals:

- Current monitor: current mirror of channel output current
- V_{CC} monitor: voltage propotional to V_{CC}
- T_{CASE} : voltage propotional to chip temperature

Those signals are routed through an analog multiplexer which is configured and controlled by means of SELx and SEn pins, according to the address map in *MultiSense multiplexer addressing Table*.


Figure 32: MultiSense and diagnostic – block diagram



GAPG2603140909CFT

4.4.1 Principle of Multisense signal generation

Figure 33: MultiSense block diagram



Current monitor

When current mode is selected via MultiSense, this output is capable of providing:

- Current mirror proportional to the load current in normal operation, delivering current proportional to the load according to a known ratio named **K**
- Diagnostics flag in fault conditions delivering fixed voltage V_{SENSEH}

The current delivered by the current sense circuit, I_{SENSE} , can be easily converted to a voltage V_{SENSE} by using an external sense resistor, R_{SENSE} , allowing continuous load monitoring and abnormal condition detection.

Normal operation (channel ON, no fault, SEn active)

While device is operating in normal conditions (no fault intervention), V_{SENSE} calculation can be done using simple equations

Current provided by MultiSense output: $I_{SENSE} = I_{OUT}/K$

Voltage on R_{SENSE} : $V_{SENSE} = R_{SENSE} \cdot I_{SENSE} = R_{SENSE} \cdot I_{OUT}/K$

Where:

- V_{SENSE} is the voltage measurable on R_{SENSE} resistor
- I_{SENSE} is the current provided from MultiSense pin in current output mode

- I_{OUT} is the current flowing through output
- K factor represents the ratio between PowerMOS cells and SenseMOS cells; its spread includes geometric factor spread, current sense amplifier offset and process parameters spread of overall circuitry specifying the ratio between I_{OUT} and I_{SENSE} .

Failure flag indication

In case of power limitation/overtemperature, the fault is indicated by the MultiSense pin which is switched to a “current limited” voltage source, V_{SENSEH} .

In any case, the current sourced by the MultiSense in this condition is limited to I_{SENSEH} .

The typical behavior in case of overload or hard short circuit is shown in *Waveforms section*.

Figure 34: Analogue HSD – open-load detection in off-state




Figure 35: Open-load / short to VCC condition




Table 13: MultiSense pin levels in off-state


Condition	Output	MultiSense	SEn
Open-load	$V_{OUT} > V_{OL}$	Hi-Z	L
		V_{SENSEH}	H
	$V_{OUT} < V_{OL}$	Hi-Z	L
		0	H
Short to V_{CC}	$V_{OUT} > V_{OL}$	Hi-Z	L
		V_{SENSEH}	H
Nominal	$V_{OUT} < V_{OL}$	Hi-Z	L
		0	H

4.4.2 TCASE and VCC monitor

In this case, MultiSense output operates in voltage mode and output level is referred to device GND. Care must be taken in case a GND network protection is used, because a voltage shift is generated between the device GND and the microcontroller input GND reference.

Figure 36: "GND voltage shift" shows the link between $V_{MEASURED}$ and the real V_{SENSE} signal.

Figure 36: GND voltage shift



VCC monitor

Battery monitoring channel provides $V_{SENSE} = V_{CC} / 4$.

Case temperature monitor

Case temperature monitor is capable of providing information about the actual device temperature. Since a diode is used for temperature sensing, the following equation describes the link between temperature and output V_{SENSE} level:

$$V_{SENSE_TC}(T) = V_{SENSE_TC}(T_0) + dV_{SENSE_TC} / dT * (T - T_0)$$

where dV_{SENSE_TC} / dT ~ typically -5.5 mV/K (for temperature range (-40 °C to 150 °C)).

4.4.3 Short to VCC and OFF-state open-load detection

Short to VCC

A short circuit between V_{CC} and output is indicated by the relevant current sense pin set to V_{SENSEH} during the device off-state. Small or no current is delivered by the current sense during the on-state depending on the nature of the short circuit.

OFF-state open-load with external circuitry

Detection of an open-load in off mode requires an external pull-up resistor R_{PU} connecting the output to a positive supply voltage V_{PU} .

It is preferable that V_{PU} is switched off during the module standby mode in order to avoid the overall standby current consumption to increase in normal conditions, i.e. when load is connected.


R_{PU} must be selected in order to ensure $V_{OUT} > V_{OLmax}$ in accordance with the following equation:

Equation

$$R_{PU} < \frac{V_{PU} - 4}{I_{L(off2)min @4V}}$$

5 Maximum demagnetization energy (VCC = 16 V)

Figure 37: Maximum turn off current versus inductance



Values are generated with $R_L = 0 \Omega$.

In case of repetitive pulses, T_{jstart} (at the beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

6 Package and PCB thermal data

6.1 PowerSSO-36 thermal data

Figure 38: PowerSSO-36 PCB board




Table 14: PCB properties

Dimension	Value
Board finish thickness	1.6 mm +/- 10%
Board dimension	129 mm x 86 mm
Board material	FR4
Cu thickness (outer layers)	0.070 mm
Cu thickness (inner layers)	0.035 mm
Thermal via separation	1.2 mm
Thermal via diameter	0.3 mm +/- 0.08 mm
Cu thickness on vias	0.025 mm
Footprint dimension	4.1 mm x 6.5 mm

Figure 39: Rthj-amb vs PCB copper area in open box free air condition (one channel on)





Figure 40: PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)




Equation: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$

where $\delta = t_p/T$

Figure 41: Thermal fitting model of a double-channel HSD in PowerSSO-16



The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Table 15: Thermal parameters

Area/island (cm ²)	Footprint	2	8	4L
R1 = R7 (°C/W)	0.3			
R2 = R8 (°C/W)	0.9			

Area/island (cm ²)	Footprint	2	8	4L
R3 (°C/W)	3.4	3.4	3.4	2.4
R4 (°C/W)	8	6	6	4
R5 (°C/W)	20	14	10	2
R6 (°C/W)	30	26	15	7
C1 = C7 (W.s/°C)	0.0014			
C2 = C8 (W.s/°C)	0.01			
C3 (W.s/°C)	0.1	0.1	0.1	0.1
C4 (W.s/°C)	0.5	0.8	0.8	0.8
C5 (W.s/°C)	1	2	3	10
C6 (W.s/°C)	3	5	9	18

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

7.1 PowerSSO-36 package information

Figure 42: PowerSSO-36 package outline




Table 16: PowerSSO-36 mechanical data

Ref.	Dimensions		
	Millimeters		
	Min.	Typ.	Max.
Θ	0°		8°
Θ_1	5°		10°
Θ_2	0°		
A	2.15		2.45
A1	0.00		0.10

Ref.	Dimensions		
	Millimeters		
	Min.	Typ.	Max.
A2	2.15		2.35
b	0.18		0.32
b1	0.13	0.25	0.30
c	0.23		0.32
c1	0.20	0.20	0.30
D	10.30 BSC		
D1	6.90		7.50
D2		3.65	
D3		4.30	
e	0.50 BSC		
E	10.30 BSC		
E1	7.50 BSC		
E2	4.30		5.20
E3		2.30	
E4		2.90	
G1		1.20	
G2		1.00	
G3		0.80	
h	0.30		0.40
L	0.55	0.70	0.85
L1	1.40 REF		
L2	0.25 BSC		
N	36		
R	0.30		
R1	0.20		
S	0.25		
Tolerance of form and position			
aaa	0.20		
bbb	0.20		
ccc	0.10		
ddd	0.20		
eee	0.10		
fff	0.20		
ggg	0.15		

7.2 PowerSSO-36 packing information

Figure 43: PowerSSO-36 reel 13"




Table 17: Reel dimensions

Description	Value ⁽¹⁾
Base quantity	1000
Bulk quantity	1000
A (max)	330
B (min)	1.5
C (± 0.2)	13
F	20.2
G (+2 / -0)	24.4
N (min)	100
T (max)	30.4

Notes:

⁽¹⁾All dimensions are in mm.

Figure 44: PowerSSO-36 carrier tape





Table 18: PowerSSO-36 carrier tape dimensions

Description	Value ⁽¹⁾
A ₀	10.90 ± 0.10
B ₀	10.80 ± 0.10
K ₀	2.75 ± 0.10
K ₁	2.45 ± 0.10
D ₀	1.50 (+0.10 / -0)
D ₁	1.60 ± 0.10
P ₀	4.00 ± 0.10
P ₁	12.00 ± 0.10
P ₂	2.00 ± 0.10
P ₁₀	40.00 ± 0.20
E	1.75 ± 0.10
F	11.50 ± 0.10
W	24.00 ± 0.30
T	0.30 ± 0.05

Notes:


⁽¹⁾All dimensions are in mm.

Figure 45: PowerSSO-36 schematic drawing of leader and trailer tape



7.3 PowerSSO-36 marking information

Figure 46: PowerSSO-36 marking information



Engineering Samples: Parts marked as & are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted to run a qualification activity prior to any decision to use these engineering samples.

Commercial Samples: fully qualified parts from ST standard production with no usage restrictions.

8 Order codes

Table 19: Device summary

Package	Order codes
	Tape and reel
PowerSSO-36	VND7012AYTR

9 Revision history

Table 20: Document revision history

Date	Revision	Changes
06-Oct-2015	1	Initial release.
11-Apr-2016	2	Added AEC-Q101 qualified in Features section Updated <i>Figure 40: "PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)"</i> Updated <i>Table 15: "Thermal parameters"</i>
26-May-2016	3	Modified reference to qualification type in Features section Updated <i>Table 1: "Pin functions"</i>
15-Jul-2016	4	Updated <i>Figure 43: "PowerSSO-36 reel 13"</i> and <i>Table 17: "Reel dimensions"</i>

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Power Switch ICs - Power Distribution](#) *category:*

Click to view products by [STMicroelectronics](#) *manufacturer:*

Other Similar products are found below :

[TCK111G,LF\(S](#) [FPF1018](#) [DS1222](#) [TCK2065G,LF](#) [SZNCP3712ASNT3G](#) [MIC2033-05BYMT-T5](#) [MIC2033-12AYMT-T5](#) [MIC2033-05BYM6-T5](#) [SLG5NT1437VTR](#) [SZNCP3712ASNT1G](#) [NCV330MUTBG](#) [DML1008LDS-7](#) [KTS1670EDA-TR](#) [KTS1640QGDV-TR](#) [KTS1641QGDV-TR](#) [NCV459MNWTBG](#) [FPF2260ATMX](#) [U6513A](#) [MIC2012YM-TR](#) [NCP45780IMN24RTWG](#) [MAX14919ATP+](#) [MC33882PEP](#) [TPS2104DBVR](#) [MIC2098-1YMT-TR](#) [MIC94062YMT TR](#) [MP6231DN-LF](#) [MIC2075-2YM](#) [MIC94068YML-TR](#) [SIP32461DB-T2-GE1](#) [NCP335FCT2G](#) [TCK105G,LF\(S](#) [AP2191DWG-7](#) [AP2151DSG-13](#) [MIC94094YC6-TR](#) [MIC94093YC6-TR](#) [MIC94064YC6-TR](#) [MIC2505-1YM](#) [MIC94305YMT-TR](#) [MIC94085YFT-TR](#) [MIC94081YFT-TR](#) [MIC94042YFL-TR](#) [MIC94041YFL-TR](#) [MIC2005-1.2YM6-TR](#) [TPS2032QDRQ1](#) [SIP32510DT-T1-GE3](#) [NCP333FCT2G](#) [BTS3050TFATMA1](#) [NCP331SNT1G](#) [TPS2092DR](#) [TPS2063DR](#)