## 64-Channel Serial to Parallel Converter With High Voltage Push-Pull Outputs

#### **Features**


- Processed with HVCMOS® technology
- Operating output voltages to 300V
- Low power level shifting from 5.0 to 300V
- ► Shift register speed: 8.0MHz @ V<sub>nn</sub> = 5.0V
- 64 latched data outputs
- Output polarity and blanking
- CMOS compatible inputs
- Foreward and reverse shifting options

#### **General Description**

The HV507 is a low voltage serial to high voltage parallel converter with 64 push-pull outputs. This device has been designed for use as a printer driver for electrostatic applications. It can also be used in any application requiring multiple output, high voltage, low current sourcing and sinking capabilities.

The device consists of a 64-bit shift register, 64 latches, and control logic to perform the polarity select and blanking of the outputs. A DIR pin controls the direction of data shift through the device. With DIR grounded,  $D_{IO}A$  is Data-In and  $D_{IO}B$  is Data-Out; data is shifted from  $HV_{OUT}64$  to  $HV_{OUT}1$ . When DIR is at logic high,  $D_{IO}B$  is Data-In and  $D_{IO}A$  is Data-Out: data is then shifted from  $HV_{OUT}1$  to  $HV_{OUT}64$ . Data is shifted through the shift register on the low to high transition of the clock. Data output buffers are provided for cascading devices. Operation of the shift register is not affected by the  $\overline{LE}$  (latch enable),  $\overline{BL}$  (blanking), or the  $\overline{POL}$  (polarity) inputs. Transfer of data from the shift register to the latch occurs when the  $\overline{LE}$  is high. The data in the latch is stored during  $\overline{LE}$  transition from high to low.

#### **Functional Block Diagram**



#### **Ordering Information**

	Package Option
Device	80-Lead Quad Plastic Gullwing
201.00	20.00x14.00mm body
	3.40mm height (max)
	0.65mm pitch
HV507	HV507PG-G
11007	1170071 0 0

<sup>-</sup>G indicates package is RoHS compliant ('Green')

#### **Absolute Maximum Ratings**

Parameter	Value
Supply voltage, V <sub>DD</sub>	-0.5V to +6.0V
Supply voltage, V <sub>PP</sub>	V <sub>DD</sub> to +320V
Logic input levels	-0.5V to V <sub>DD</sub> +0.5V
Ground current <sup>2</sup>	0.5A
High voltage supply current <sup>1</sup>	0.5A
Continuous total power dissipation <sup>2</sup>	1200mW
Operating temperature range	0°C to +70°C
Storage temperature range	-65°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to GND.


#### Notes:

- Connection to all power and ground pads is required. Duty cycle is limited by the total power dissipated in the package.
- For operation above 25°C ambiant derate linearly to 70°C at 26.7mW/ °C.

# (%)




#### **Pin Configuration**



80-Lead Quad Plastic Gullwing (PG) (top view)

#### **Product Marking**



L = Lot Number
YY = Year Sealed
WW = Week Sealed
C = Country of Origin
A = Assembler ID
\_\_\_\_\_= "Green" Packaging

80-Lead Quad Plastic Gullwing (PG)

#### **Recommended Operating Conditions**

Sym	Parameter	Min	Тур	Max	Units
V <sub>DD</sub>	Logic supply voltage	4.5	5.0	5.5	V
V <sub>PP</sub>	High voltage supply	60	-	300	V
V <sub>IH</sub>	High-level input voltage	V <sub>DD</sub> -0.9	-	V <sub>DD</sub>	V
V <sub>IL</sub>	Low-level input voltage	0	-	0.9	V
T <sub>A</sub>	Operating free-air temperature	0	-	+70	°C

#### Power-up sequence should be the following:

- 1. Connect ground
- 2. Apply V<sub>DD</sub>
- 3. Set all inputs (Data, CLK, Enable, etc.) to a known state
- 4. Apply V<sub>n</sub>
- 5. The  $V_{PP}$  should not drop below  $V_{DD}$  or float during operation.

Power-down sequence should be the reverse of the above.

#### **Electrical Characteristics**

**DC Characteristics** (For  $V_{DD}$  = 5.0V,  $V_{PP}$  = 300V,  $T_{A}$  = 25°C)

Sym	Parameter	Min	Max	Units	Conditions	
I <sub>DD</sub>	V <sub>DD</sub> supply current		-	15	mA	$f_{CLK} = 8.0MHz, F_{DATA} = 4.0MHz, \overline{LE} = low$
I <sub>DDQ</sub>	Quiescent V <sub>DD</sub> supply	current	-	200	μA	All $V_{IN} = 0$ or $V_{DD}$
	Lligh voltage cumply o	-	0.50	m 1	V <sub>PP</sub> = 300V. All outputs high.	
l <sub>PP</sub>	High voltage supply of	urrent	-	0.50	mA	V <sub>PP</sub> = 300V. All outputs low.
I <sub>IH</sub>	High-level logic input	current	-	10	μA	$V_{IH} = V_{DD}$
I	Low-level logic input	-	-10	μA	V <sub>IL</sub> = 0V	
V	High level output	HV <sub>OUT</sub>	265	-	V	$V_{pp} = 300V, IHV_{OUT} = -1.0mA,$
V <sub>OH</sub>	riigii ievei output	Data Out	V <sub>DD</sub> -1.0V	-	V	$ID_{OUT} = -100\mu A$
\/	Low lovel output	HV <sub>OUT</sub>	-	35	V	$V_{DD} = 5.0V, IHV_{OUT} = +1.0mA,$
V <sub>OL</sub>	Low level output Data Out		-	1.0	V	ID <sub>OUT</sub> = +100μA
\ <u>\</u>	IN/		-	V <sub>PP</sub> +1.5V	V	I <sub>oc</sub> = +1.0mA
V <sub>oc</sub>	HV <sub>OUT</sub> clamp voltage		-	-30	V	I <sub>oc</sub> = -1.0mA


## **AC Characteristics**<sup>1</sup> (For $V_{DD}$ = 5.0V, $V_{PP}$ = 300V, $T_{A}$ = 25°C)

Sym	Parameter	Min	Max	Units	Conditions
f <sub>CLK</sub>	Clock frequency	-	8.0	MHz	
t <sub>w</sub>	Clock width high or low	62	-	ns	
t <sub>su</sub>	Data set-up time before clock rises	35	-	ns	
t <sub>H</sub>	Data hold time after clock rises	30	-	ns	
t <sub>wle</sub>	LE pulse width	80	-	ns	
t <sub>DLE</sub>	Delay time clock to $\overline{LE}$ high to low	35	-	ns	
t <sub>SLE</sub>	LE set-up time before clock rises	40	-	ns	
$t_{ON}$ , $t_{OFF}$	Time from LE to HV <sub>OUT</sub>	-	4.0	μs	C <sub>L</sub> = 20pF
t <sub>DHL</sub>	Delay time clock to data high to low	-	125	ns	C <sub>L</sub> = 20pF
t <sub>DLH</sub>	Delay time clock to data low to high	1	125	ns	C <sub>L</sub> = 20pF
$t_R, t_F$	All logic inputs	-	5.0	ns	


#### Note:

1. Shift register speed can be as low as DC as long as data set-up and hold time meet the spec.

## **Input and Output Equivalent Circuits**



## **Switching Waveforms**



#### **Function Table**

			nputs				Outputs						
Function		CLK	LE	_	POL	DIR	Shift	Reg	HV C	Data Out			
	Data	CLK	LE	BL			1	264	1	264	*		
All on	Х	Х	Х	L	L	Х	*	**	Н	НН	*		
All off	Х	Х	Х	L	Н	Х	*	**	L	LL	*		
Invert mode	Х	Х	L	Н	L	Х	*	**	*	**	*		
Load S/R	H or L	1	L	Н	Н	Х	H or L	**	*	**	*		
Store data in	Х	Х	<b>↓</b>	Н	Н	Х	*	**	*	**	*		
latches	Х	Х	$\downarrow$	Н	L	Х	*	**	*	**	*		
Transparent	L	1	Н	Н	Н	Х	L	**	L	**	*		
latch mode	Н	1	Н	Н	Н	Х	Н	**	Н	**	*		
I/O Relation	D <sub>IO</sub> A	1	Х	Х	Х	L	$Q_N \rightarrow$	$Q_{N+1}$		-	D <sub>IO</sub> B		
I/O Relation	D <sub>IO</sub> B	1	Х	Х	Х	Н	$Q_N \rightarrow$	Q <sub>N+1</sub>		-	D <sub>IO</sub> A		

#### Notes:

H = high level, L = low level = 0V, X = irrelevant, ↓ = high-to-low transition, ↑ = low-to-high transition.

\* = dependent on previous stage's state before the last CLK high-to-low transition or last LE high.


## Pin Description (80-Lead PQFP)

Pin #	Function
1	HV <sub>out</sub> 41
2	HV <sub>OUT</sub> 42
3	HV <sub>OUT</sub> 43
4	HV <sub>OUT</sub> 44
5	HV <sub>OUT</sub> 45
6	HV <sub>OUT</sub> 46
7	HV <sub>OUT</sub> 47
8	HV <sub>OUT</sub> 48
9	HV <sub>OUT</sub> 49
10	HV <sub>out</sub> 50
11	HV <sub>out</sub> 51
12	НV <sub>оит</sub> 52
13	HV <sub>оит</sub> 53
14	НV <sub>оит</sub> 54
15	HV <sub>оυт</sub> 55
16	HV <sub>оυт</sub> 56
17	HV <sub>оит</sub> 57
18	HV <sub>out</sub> 58
19	HV <sub>out</sub> 59
20	HV <sub>OUT</sub> 60
21	HV <sub>OUT</sub> 61
22	HV <sub>оит</sub> 62
23	НV <sub>оит</sub> 63
24	HV <sub>OUT</sub> 64
25	VPP
26	D <sub>IO</sub> A
27	N/C
28	N/C
29	BL
30	POL
31	VDD
32	DIR
33	GND
34	HVGND
35	N/C
36	N/C
37	CLK
38	ΙĒ
39	D <sub>IO</sub> B
40	VPP
L	

Pin #	Function
41	HV <sub>out</sub> 1
42	HV <sub>out</sub> 2
43	HV <sub>out</sub> 3
44	HV <sub>out</sub> 4
45	HV <sub>out</sub> 5
46	HV <sub>out</sub> 6
47	HV <sub>out</sub> 7
48	HV <sub>out</sub> 8
49	HV <sub>out</sub> 9
50	HV <sub>OUT</sub> 10
51	HV <sub>OUT</sub> 11
52	HV <sub>OUT</sub> 12
53	HV <sub>out</sub> 13
54	HV <sub>OUT</sub> 14
55	HV <sub>out</sub> 15
56	HV <sub>OUT</sub> 16
57	HV <sub>OUT</sub> 17
58	HV <sub>out</sub> 18
59	HV <sub>out</sub> 19
60	HV <sub>OUT</sub> 20
61	HV <sub>OUT</sub> 21
62	HV <sub>OUT</sub> 22
63	HV <sub>OUT</sub> 23
64	HV <sub>OUT</sub> 24
65	HV <sub>OUT</sub> 25
66	HV <sub>оит</sub> 26
67	HV <sub>OUT</sub> 27
68	HV <sub>OUT</sub> 28
69	HV <sub>OUT</sub> 29
70	HV <sub>out</sub> 30
71	HV <sub>оит</sub> 31
72	НV <sub>оит</sub> 32
73	HV <sub>out</sub> 33
74	HV <sub>OUT</sub> 34
75	HV <sub>OUT</sub> 35
76	HV <sub>out</sub> 36
77	HV <sub>OUT</sub> 37
78	HV <sub>out</sub> 38
79	HV <sub>OUT</sub> 39
80	HV <sub>out</sub> 40

## 80-Lead PQFP Package Outline (PG)

#### 20.00x14.00mm body, 3.40mm height (max), 0.80mm pitch, 3.90mm footprint



#### Note:

 A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symb	ol	Α	A1	A2	b	D	D1	E	E1	е	L	L1	L2	θ	θ1
Dimen-	MIN	2.80*	0.25	2.55	0.30	23.65*	19.80*	17.65*	13.80*		0.73			<b>0</b> º	<b>5</b> °
sion	NOM	-	-	2.80	-	23.90	20.00	17.90	14.00	0.80 BSC	0.88	1.95 REF	0.25 BSC	3.5°	-
(mm)	MAX	3.40	0.50*	3.05	0.45	24.15*	20.20*	18.15*	14.20*		1.03		200	<b>7</b> °	16°

JEDEC Registration MO-112, Variation CB-1, Issue B, Sept. 1995.

Drawings not to scale.

Supertex Doc. #: DSPD-80PQFPPG, Version B101708.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="http://www.supertex.com/packaging.html">http://www.supertex.com/packaging.html</a>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http://www.supertex.com.

©2008 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.



<sup>\*</sup> This dimension is not specified in the original JEDEC drawing. The value listed is for reference only.

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Serial to Parallel Logic Converters category:

Click to view products by Supertex manufacturer:

Other Similar products are found below:

MC74HCT595ADTR2G NLV74HC164ADR2G HV5122PG-G HV5122PJ-G HV5222PJ-G HV5308PG-B-G HV5408PG-B-G HV5408PJ-B-G HV5530PG-G HV5530PJ-G HV5630PJ-G HV57009PG-G HV574PG-G HV5522PG-G MC100EP445FAG MC100EP445MNG

MC100EP446MNG MC10EP445FAG SN74LV8153NE4 SN74LV8153QPWRG4Q1 HV5622PJ-G HV5308PJ-B-G-M903 HV5308PG-B-G-M919 HV528K6-G MC74HCT595ADG HV507PG-G HV5622PG-G HV5222PG-G HV5522PJ-G HV57708PG-G HV5308PJ-B-G

SN74LV8153N SN74LV8153PW SN74LV8153PWR SN74LV8153QPWRQ1