

N-Channel Enhancement-Mode Vertical DMOS FET

Features

- Low threshold (1.6V max.)
- High input impedance
- Low input capacitance
- Fast switching speeds
- Low on-resistance
- Free from secondary breakdown
- Low input and output leakage

Applications

- Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- Telecom switches

General Description

This low threshold, enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex's well-proven, silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermallyinduced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Ordering Information

During	Pack	age Options	Wafer / Die Options					
Device	TO-92	TO-243AA (SOT-89)	NW (Die in wafer form)	NJ (Die on adhesive tape)	ND (Die in waffle pack)			
TN0104	TN0104N3-G	TN0104N8-G	TN1504NW	TN1504NJ	TN1504ND			

For packaged products, -G indicates package is RoHS compliant ('Green'). Devices in Wafer / Die form are RoHS compliant ('Green'). Refer to Die Specification VF15 for layout and dimensions.

Product Summary

Device	BV _{DSS} /BV _{DGS} (V)	R _{DS(ON)} (max) (Ω)	I _{D(ON)} (min) (A)	V _{GS(th)} (max) (V)
TN0104N3-G	40	1.8	2.0	1.6
TN0104N8-G	40	2.0	2.0	1.6

Absolute Maximum Ratings

Parameter	Value
Drain-to-source voltage	BV _{DSS}
Drain-to-gate voltage	BV_{DGS}
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.


Pin Configurations





TO-243AA (SOT-89) (N8)

Product Marking



Package may or may not include the following marks: Si or

TO-92 (N3) W = Code for Week Sealed

TN1LW = "Green" Packaging Package may or may not include the following marks: Si or 🚮

TO-243AA (SOT-89) (N8)

Thermal Characteristics

Package	I _D (continuous) [†] (mA)	I _D (pulsed) (A)	Power Dissipation @T _c = 25°C (W)	θ _{jc} (°C/W)	θ _{ja} (°C/W)	l _{DR} † (mA)	I _{DRM} (A)
TO-92	450	2.40	1.0	125	170	450	2.40
TO-243AA (SOT-89)	630	2.90	1.6 [‡]	15	78 [‡]	630	2.90

Notes:

Electrical Characteristics (T_A = 25°C unless otherwise specified)


Sym	Parameter	Min	Тур	Max	Units	Conditions	
BV _{DSS}	Drain-to-source breakdown	40	-	-	V	$V_{GS} = 0V, I_{D} = 1.0 \text{mA}$	
V _{GS(th)}	Gate threshold voltage	0.6	-	1.6	V	$V_{GS} = V_{DS}, I_{D} = 500 \mu A$	
$\Delta V_{GS(th)}$	Change in V _{GS(th)} with tempe	-	-3.8	-5.0	mV/°C	$V_{GS} = V_{DS}$, $I_D = 1.0 \text{mA}$	
I _{GSS}	Gate body leakage	-	0.1	100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
			-	ı	1.0		$V_{GS} = 0V, V_{DS} = Max Rating$
l _{DSS}	Zero gate voltage drain curr	-	-	100	μA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$, $T_{A} = 125$ °C	
			-	0.35	-		$V_{GS} = 3.0V, V_{DS} = 20V$
I _{D(ON)}	On-state drain current			1.1	-	Α	$V_{GS} = 5.0V, V_{DS} = 20V$
		2.0	2.6	-		$V_{GS} = 10V, V_{DS} = 20V$	
	Static drain-to-source on-state resistance	Poth pookogoo	-	5.0	-	Ω	$V_{GS} = 3.0V, I_{D} = 50mA$
В		Both packages	-	2.3	2.5		$V_{GS} = 5.0V, I_{D} = 250mA$
R _{DS(ON)}		TO-92	-	1.5	1.8	12	V - 10V I - 1 0A
		TO-243AA	-	-	2.0		$V_{GS} = 10V, I_{D} = 1.0A$
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with temp	erature	-	0.7	1.0	%/°C	V _{GS} = 10V, I _D = 1.0A
G _{FS}	Forward transductance		340	450	-	mmho	$V_{DS} = 20V, I_{D} = 500mA$
C _{ISS}	Input capacitance		-	-	70		V _{GS} = 0V,
C _{oss}	Common source output cap	acitance	-	-	50	pF	V _{DS} = 20V, f = 1.0MHz
C _{RSS}	Reverse transfer capacitano	e	-	-	15		f = 1.0MHz
t _{d(ON)}	Turn-on delay time		-	3.0	5.0		
t _r	Rise time			7.0	8.0	na	$V_{DD} = 20V,$ $I_{D} = 1.0A,$
t _{d(OFF)}	Turn-off delay time			6.0	9.0	ns	$R_{GEN} = 25\Omega$
t _f	Fall time	-	5.0	8.0		GEN -GEN	
	Diode forward voltage	TO-92	-	1.2	1.8	,,,	V _{GS} = 0V, I _{SD} = 1.0A
V _{SD}	drop	TO-243AA	-	-	2.0	V	$V_{GS} = 0V, I_{SD} = 0.5A$
t _{rr}	Reverse recovery time	-	300	-	ns	V _{GS} = 0V, I _{SD} = 1.0A	


Notes:

[†] I_D (continuous) is limited by max rated T_j . ‡ T_A = 25°C. Mounted on FR5 Board, 25mm x 25mm x 1.57mm. Significant P_D increase possible on ceramic substrate.


All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.) All A.C. parameters sample tested.


Switching Waveforms and Test Circuit








Typical Performance Curves



















Typical Performance Curves (cont.)

















3-Lead TO-92 Package Outline (N3)





Front View

Side View



Symbol		Α	b	С	D	E	E1	е	e1	L
	MIN	.170	.014 [†]	.014 [†]	.175	.125	.080	.095	.045	.500
Dimensions (inches)	NOM	-	-	-	-	-	-	-	-	-
	MAX	.210	.022 [†]	.022 [†]	.205	.165	.105	.105	.055	.610*

JEDEC Registration TO-92.


Drawings not to scale.

Supertex Doc.#: DSPD-3TO92N3, Version E041009.

^{*} This dimension is not specified in the JEDEC drawing.

[†] This dimension differs from the JEDEC drawing.

3-Lead TO-243AA (SOT-89) Package Outline (N8)



Symbo	ol	Α	b	b1	С	D	D1	Е	E1	е	e1	Н	L
Dimensions (mm)	MIN	1.40	0.44	0.36	0.35	4.40	1.62	2.29	2.00 [†]			3.94	0.73 [†]
	NOM	-	-	-	-	-	-	-	-	1.50 BSC	3.00 BSC	-	-
	MAX	1.60	0.56	0.48	0.44	4.60	1.83	2.60	2.29			4.25	1.20

JEDEC Registration TO-243, Variation AA, Issue C, July 1986.

† This dimension differs from the JEDEC drawing

Drawings not to scale.

Supertex Doc. #: DSPD-3TO243AAN8, Version F111010.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2011 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by Supertex manufacturer:

Other Similar products are found below:

614233C 648584F IRFD120 JANTX2N5237 FCA20N60_F109 FDZ595PZ 2SK2545(Q,T) 405094E 423220D TPCC8103,L1Q(CM MIC4420CM-TR VN1206L 614234A 715780A NTNS3166NZT5G SSM6J414TU,LF(T 751625C BUK954R8-60E NTE6400 SQJ402EP-T1-GE3 2SK2614(TE16L1,Q) 2N7002KW-FAI DMN1017UCP3-7 EFC2J004NUZTDG ECH8691-TL-W FCAB21350L1 P85W28HP2F-7071 DMN1053UCP4-7 NTE221 NTE222 NTE2384 NTE2903 NTE2941 NTE2945 NTE2946 NTE2960 NTE2967 NTE2969 NTE2976 NTE6400A NTE2910 NTE2916 NTE2956 NTE2911 DMN2080UCB4-7 TK10A80W,S4X(S SSM6P69NU,LF DMP22D4UFO-7B DMN1006UCA6-7 DMN16M9UCA6-7