

Single 2-Input Positive-NAND Gate

www.sot23.com.tw

General Descrition

This single 2-input positive-NAND gate is designed for 1.65-V to 5.5-V V_{CC} operation.

The NC7SZ00 performs the Boolean function $Y=\overline{A\times B}$ or $Y=\overline{A}+\overline{B}$.in positive logic. The CMOS device has high output drive while maintaining low static power dissipation over a broad V_{CC} operating range.

Features

- Supports 5-V Vcc Operation
- Inputs Accept Voltages to 5.5 V
- Provides Down Translation to Vcc
- Max t_{pd} of 3.8 ns at 3.3 V
- Low Power Consumption, 10-µA Max Icc
- ±24-mA Output Drive at 3.3 V
- I_{off} Supports Live Insertion, Partial-Power-Down Mode, and Back Drive Protection

The NC7SZ00 device is available in a variety of packages, including the ultra-small DPW package with a body size of 0.8 mm \times 0.8 mm.


Applications

- AC Receiver
- Audio Dock: Portable
- Blu-ray Players and Home Theaters
- Embedded PC
- MP3 Player/Recorder (Portable Audio)
- Personal Digital Assistant (PDA)
- Power: Telecom/Server AC/DC Supply: Single Controller: Analog and Digital
- Solid State Drive (SSD): Client and Enterprise
- TV: LCD/Digital and High-Definition (HDTV)
- Tablet: Enterprise
- Video Analytics: Server

Ordering Information

ORDER NUMBER	PACKAGE DESCRIPTION	PACKAGE OPTION
NC7SZ00M5X	SOT23-5	Tape and Reel,3000
NC7SZ00P5X	SOT353	Tape and Reel,3000

Pin Configuration




Marking

NC7SZ04M5X Marking:7Z00D NC7SZ04P5X Marking:Z00C



www.sot23.com.tw

Logic Diagram



Function Table

INPUT(A)	INPUT(B)	OUTPUT(Y)
Н	Н	L
Н	L	Н
L	Н	Н
L	L	Н

Note: H: HIGH voltage level; L: LOW voltage level.

Absolute Maximum Ratings

	Parameters	Min	Max.	Unit
Vcc	Supply voltage range	-0.5	6.5	V
Vı	Input voltage range	-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impedance or power-off state	-0.5	6.5	V
Vo	Voltage range applied to any output in the high or low state	-0.5	V _{CC} +0.5	V
I _{IK}	Input clamp current V _I <0		-50	mA
I _{OK}	Output clamp current Vo<0		-50	mA
lo	Continuous output current		±50	mA
	Continuous current through V _{CC} or GND		±100	mA
TJ	Junction temperature under bias		150	°C
T _{stg}	Storage temperature range	-65	150	°C



Single 2-Input Positive-NAND Gate

www.sot23.com.tw

ESD Ratings

	E	VALUE	UNIT	
\//E6D\	\(\(\(\) \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	Human-body model (HBM)	4K	V
V(ESD)	Electrostatic discharge	Charge device model (CDM)	2K	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAM	MIN	MAX	UNIT	
V _{CC}	Supply	Voltage	1.65	5.5	V
		V _{CC} =1.65V to1.95V	0.65×V _{CC}		
\	Link lavel input valtage	V _{CC} =2.3V to 2.7V	1.7] ,,
VIH	High-level input voltage	V _{CC} =3V to 3.6V	2		V
		V _{CC} =4.5V to 5.5V	0.7×V _{CC}		
		V _{CC} =1.65V to1.95V		0.35×V _{CC}	
\	Lave lavel in motoralta an	V _{CC} =2.3V to 2.7V		0.7] ,,
V_{IL}	Low-level input voltage	V _{CC} =3V to 3.6V		0.8	V
		V _{CC} =4.5V to 5.5V		0.3×V _{CC}	
VI	Input v	0	5.5	V	
Vo	Output	0	V _{CC}	V	
		V _{CC} =1.65V		-4	mA
	/	V _{CC} =2.3V		-8	
I _{OH}	High-level output current	V -2V		-16	1
		V _{CC} =3V		-24	1
		V _{CC} =4.5V		-32	
		V _{CC} =1.65V		4	
		V _{CC} =2.3V		8	1
I_{OL}	Low-level output current			16	mA
		V _{CC} =3V		24	1
		V _{CC} =4.5V		32	1
		V _{CC} =1.8V±0.15V,2.5V±0.2V		20	
Δt/Δν	Input transition rise or fall rate	V _{CC} =3.3V±0.3V		10	ns∧
		V _{CC} =5V±0.5V		5	1
T _A	Operating free-	-40	125	r	

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



Single 2-Input Positive-NAND Gate

www.sot23.com.tw

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAM	4CTCD	TEST CONDITIONS	V	-4	0°C to 85	°C	-40	0°C to 125	5°C	UNIT
PARAIV	METER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		I _{OH} = - 100 μA	1.65 V to 5.5 V	V _{CC} -0.05			V _{CC} -0.05			
		I _{OH} = -4 mA	1.65 V	1.5			1.5			
		I _{OH} = -8 mA	2.3 V	1.9			1.9			
Vo	DH	I _{OH} = - 16 mA	2)/	2.6			2.6			V
		I _{OH} = -24 mA	3 V	2.5			2.5			
		I _{OH} = -32 mA	4.5 V	4.0			4.0			
	32 11		1.65 V to 5.5 V			0.05			0.05	
			1.65 V			0.1			0.1	
		I _{OL} = 8 mA	2.3 V			0.1			0.1	
Vo	DL	I _{OL} = 16 mA	21/			0.2			0.2	V
		I _{OL} = 24 mA	3 V			0.3			0.3	
		I _{OL} = 32 mA	4.5 V			0.3			0.3	
lı	A or B inputs	V _i = 5.5 V or GND	0 to 5.5 V			±5			±5	μA
I _o	ıff	V_1 or $V_0 = 5.5 \text{ V}$	0			± 10			± 10	μA
lo		V _I = 5.5 V or GND, I _O = 0	1.65 V to 5.5 V			10			10	μA
ΔΙ	СС	One input at $V_{CC} = 0.6 \text{ V}$, Other inputs at V_{CC} or GND	3 V to 5.5 V			10			10	μА
С	;	V _I = V _{CC} or GND	3.3 V		5			5		pF

Electrical specifications(continued)

Switching Characteristics, CL = 15 pF

over recommended operating free-air temperature range (unless otherwise noted)

						-40°C	to 85°C				
PARAMETER	FROM (INPUT)	TO (OUTPUT)		1.8 V ± 5 V		2.5 V ± 2 V		3.3 V ± 3 V		5 V ± 5 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tpd	A or B	Y	1.5	7.2	0.7	4.4	8.0	3.6	0.8	3.4	ns



Single 2-Input Positive-NAND Gate

www.sot23.com.tw

Switching Characteristics, -40°C to 85°C

over recommended operating free-air temperature range, CL = 30 pF or 50 pF (unless otherwise noted)


						-40°C	to 85°C				
PARAMETER	FROM (INPUT)	TO (OUTPUT)		1.8 V ± 5 V		2.5 V ± 2 V		3.3 V ± 3 V		5 V ±	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tpd	A or B	Υ	2.4	8	1.1	5.5	1	4.5	1	4	ns


						-40°C t	o 125°C				
PARAMETER	FROM (INPUT)	TO (OUTPUT)		1.8 V ± 5 V	V _{CC} = 2.	5 V ± 0.2 /	V _{CC} = 3.	3 V ± 0.3 V	V _{CC} = 5	V ± 0.5	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tpd	A or B	Y	2.4	10	1.1	7	1	6	1	5	ns

T_A=25°C

	DADAMETED	TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	V _{CC} = 5 V	LINUT
	PARAMETER	PARAMETER TEST CONDITIONS		TYP	TYP	TYP	UNIT
Cpd	Power dissipation capacitance	f = 10 MHz	16	18	19	20	pF

Typical Characteristics









www.sot23.com.tw

Detailed Description

1 Overview

The NC7SZ00 device contains one 2 -input positive NAND gate device and performs the Boolean function $Y=\overline{A\times B}$ or $Y=\overline{A}+\overline{B}$. This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The DPW package technology is a major breakthrough in IC packaging. Its tiny 0.64 mm square footprint saves significant board space over other package options while still retaining the traditional manufacturing friendly lead pitch of 0.5 mm.

2 Functional Block Diagram



3 Feature Description

- Wide operating voltage range.
- Operates from 1.65 V to 5.5 V.
- Allows down voltage translation.
- Inputs accept voltages to 5.5 V.
- loff feature allows voltages on the inputs and outputs, when Vcc is 0 V.

4 Device Functional Modes


INPUT	A	OUTPUT Y
Α	В	Y
Н	Н	L
L	X	Н
X	L	Н

Application note

1 Application Information

The NC7SZ00 is a high drive CMOS device that can be used for implementing NAND logic with high output drive, such as an LED application. It can produce 24 mA of drive current at 3.3 V making it Ideal for driving multiple outputs and good for high speed applications up to 100 MHz. The inputs are 5.5 V tolerant allowing it to translate down to V_{CC} .

2 Typical Application






Single 2-Input Positive-NAND Gate


www.sot23.com.tw


Parameter Measurement Information




TEST	S1
T _{PHL} /T _{PLH}	OPEN
T _{PLZ} /T _{PZL}	VLOAD
T _{PHZ} /T _{PZH}	GND

V _{CC}	INPUTS		V _M	V _{LAOD}	CL	RL	VΔ
V CC	Vı	T _r /T _f	I VM	V LAOD	OL	INL	VΔ
1.8V±0.15V	V _{CC}	≤2ns	V _{CC} /2	2×V _{CC}	15pF	1ΜΩ	0.15V
2.5V±0.15V	V _{CC}	≤2ns	V _{CC} /2	2×V _{CC}	15pF	1ΜΩ	0.15V
3.3V±0.15V	3V	≤2.5ns	1.5V	6V	15pF	1ΜΩ	0.3V
5V±0.15V	V _{CC}	≤2.5ns	V _{CC} /2	2×V _{CC}	15pF	1ΜΩ	0.3V







Notes:A. C includes probe and jig capacitance.

D. The outputs are measured one at a time, with one transition per

Enable and Disable Times

Low-And High-Level Enabling

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. He. t_{PLZ} and t_{PLZ} are output is high, except when disabled by the output control. He. t_{PLZ} are output is high, except when disabled by the output control. G. t_{PLH} are

for Output and Inverted Output

- E. t_{PLZ} and t_{PHZ} are the same as $t_{\text{dis}}.$
- F. t_{PZL} and t_{PZH} are the same as t_{en}.


En Input

- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z = 50.
- H. All parameters and waveforms are not applicable to all device.




Single 2-Input Positive-NAND Gate


www.sot23.com.tw




TEST	S1	
T _{PHL} /T _{PLH}	OPEN	
T _{PLZ} /T _{PZL}	V _{LOAD}	
T _{PHZ} /T _{PZH}	GND	

Vcc	INPUTS		V _M	V _{LAOD}	CL	RL	VΔ
V CC	Vı	T _r /T _f	VM	V LAOD	OL.	INL	VA
1.8V±0.15V	V _{CC}	≤2ns	V _{CC} /2	2×V _{CC}	30pF	1kΩ	0.15V
2.5V±0.15V	V _{CC}	≤2ns	V _{CC} /2	2×V _{CC}	30pF	500Ω	0.15V
3.3V±0.15V	3V	≤2.5ns	1.5V	6V	50pF	500Ω	0.3V
5V±0.15V	V _{CC}	≤2.5ns	V _{CC} /2	2×V _{CC}	50pF	500Ω	0.3V







En Input $V_{M} = V_{N} = V_{$

Propagation Delay for Output and Inverted Output

Enable and Disable Times Low-And High-Level Enabling

Notes: A. C includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.

 B. the output is low, except when disabled by the output control.

 E. t_{PZ} are output is high, except when disabled by the output control.

 G. t_{PLH} a
- C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z = 50.
- D. The outputs are measured one at a time, with one transition per
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as $t_{\text{en}}.$
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all device.






www.sot23.com.tw


Package Outline Dimensions (Unit: mm)

SOT23-5



Dimension	Min.	Max.			
Α	2.80	3.00			
В	1.50	1.70			
С	1.00	1.20			
D	0.35	0.45			
Е	0.35	0.55			
F	1.80	2.00			
G	0.90	1.00			
Н	0.02	0.10			
J	0.10	0.20			
К	2.60	3.00			

Mounting Pad Layout (Unit: mm)








www.sot23.com.tw


Package Outline Dimensions (Unit: mm)

SOT353



Dimension	Min.	Max.
Α	2.00	2.20
В	1.15	1.35
С	0.85	1.05
D	0.15	0.35
E	0.25	0.40
F	1.20	1.40
G	0.60	0.70
Н	0.02	0.10
J	0.05	0.15
K	2.20	2.40

Mounting Pad Layout (Unit: mm)



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Logic Gates category:

Click to view products by TECH PUBLIC manufacturer:

Other Similar products are found below:

NLV17SG32DFT2G CD4068BE NL17SG86DFT2G NLX1G11AMUTCG NLX1G97MUTCG 74LS38 74LVC1G08Z-7 CD4025BE
NLV17SZ00DFT2G NLV17SZ126DFT2G NLV27WZ17DFT2G NLV74HC02ADR2G 74HC32S14-13 74LS133 74LVC1G32Z-7
74LVC1G86Z-7 NLV74HC14ADR2G NLV74HC20ADR2G NLVVHC1G09DFT1G NLX2G86MUTCG 74LVC2G32RA3-7
74LVC2G00HD4-7 NL17SG02P5T5G 74LVC2G86HK3-7 NLVVHC1G14DFT2G NLX1G99DMUTWG NLVVHC1G00DFT2G
NLV7SZ57DFT2G NLV74VHC04DTR2G NLV27WZ00USG NLU1G86CMUTCG NLU1G08CMUTCG NL17SZ32P5T5G
NL17SZ00P5T5G NL17SH02P5T5G 74AUP2G00RA3-7 NLVVHC1GT00DFT2G NLV74HC02ADTR2G NLX1G332CMUTCG
NLVHCT132ADTR2G NL17SG86P5T5G NL17SZ05P5T5G NLV74VHC00DTR2G NLVVHC1G02DFT1G NLV74HC86ADR2G
74LVC2G86RA3-7 NL17SZ38DBVT1G NLV18SZ00DFT2G NLVVHC1G07DFT1G NLVVHC1G02DFT2G