



Copyright © Terasic Inc. All rights reserve



TABLE OF CONTENTS

Chapt	ter 1	OpenVINO Toolkit & Process Introduction	3
1	.1	About the Guide	3
1	.2	OpenVINO Toolkit Features	3
1	.3	What's Inside OpenVINO Toolkit	3
1	.4	OpenVINO Workflow	4
1	.5	Model Optimizer	5
1	.6	Inference Engine	5
Chapt	ter 2	2 Run the DEMO on the Starter Platform for OpenVINO TM Toolkit	8
2	.1	Introduction	3
2	.2	Execute the Demo)
Chapt	ter 3	B Starter Platform for OpenVINO TM Toolkit Lab	1
3	.1	Verify the Environment of the Experiment	1
3	.2	Lab 1. How to use the Model Optimizer to transform the Model?	5
3	.3	Lab 2. How to compile an Inference Engine app?	1
3	.4	Lab 3. Execute the created application file, use the Inference Engine for the classification	
		predication	5
3	.5	Advanced Experiment	1



Chapter 1

OpenVINO Toolkit & Process Introduction

1.1 About the Guide

The OpenVINO (Open Visual Inference and Neural Network Optimization) development guide covers the workflow, Lab guide of OpenVINO Toolkit. The guide shows users how to deploy applications and solutions that emulate human vision with Intel OpenVINO Toolkit. It implements the CNN-based deep learning by using heterogeneous execution acceleration. With the easy-to-use functions library for computer vision, the OpenVINO Toolkit speeds up time-to-market for the products. This guide also shows users how to quickly setup the CNN-based deep learning applications running on FPGA.

This guide is created based on Terasic Starter Platform for OpenVINOTM Toolkit, user also can refer to this guide for DE5a-Net-DDR4 and DE5a-Net boards OpenVINO development, it includes the following contents:

- OpenVINO Toolkit Introduction
- OpenVINO Workflow
- Model Optimizer and Inference Engine
- ▶ Run demo on the Starter Platform for OpenVINOTM Toolkit
- Starter Platform for OpenVINOTM Toolkit Lab

1.2 OpenVINO Toolkit Features


OpenVINO (Open Visual Inference and Neural Network Optimization) Toolkit can improve the performance of the Computer Vision, and shorten the time taken for product to market. It can help user to take the advantages of Terasic FPGA boards easily, including improving performance, reducing power consumption and significantly improving FPGA utilization. Users can achieve double efficiency with half effort and open new design possibilities. The main features are:

- > Enable CNN-based deep learning inference on the edge
- ➤ Support heterogeneous execution across Intel's CV accelerators, using a common API for the CPU, Intel® Integrated Graphics, Intel® MovidiusTM Neural Compute Stick, and FPGA
- Speed up time-to-market through an easy-to-use library of CV functions and pre-optimized kernels
- ▶ Include optimized calls for CV standards, including OpenCV*, OpenCLTM, and OpenVX*

1.3 What's Inside OpenVINO Toolkit

OpenVINO Toolkit uses a common API, which is based on the general development standards such as OpenCL, OpenCV and OpenVX.





The Toolkit includes:


- 1. Deep Learning Deployment Toolkit, which comprises the following two components:
 - Model Optimizer: This Python*-based command line tool imports trained models from popular deep learning frameworks such as Caffe, TensorFlow, and Apache MXNet*. Input trained model, optimize topology, and convert it to an IR (IR, Intermediate Representation) file.
 - Inference Engine: This execution engine uses a common API to deliver inference solutions on the platform of your choice: CPU, GPU, VPU, or FPGA to work on heterogeneous processing and asynchronous execution to save the development time.
- 2. Optimized computer vision library for OpenCV, OpenVX, and image vision for CPU and GPU.
- 3. The improved performance of Intel processor graphics card components in Linux, including Intel Media SDK open source version, OpenCL graphics driver, and runtime environment.
- 4. The runtime environment (RTE) supports running OpenCL on FPGA and bitstreams for configuring FPGA.

1.4 OpenVINO Workflow

The steps for OpenVINO optimizing and deploying a trained model are:

- 1. Configure the Model Optimizer for your framework.
- 2. Convert a trained model to produce an optimized Intermediate Representation (IR) of the model based on the trained network topology, weights, and biases values.
- 3. Test the model in the Intermediate Representation format using the Inference Engine in the target environment by the Validation application or the sample applications.
- 4. Integrate the Inference Engine in your application to deploy the model in the target environment.






1.5 Model Optimizer

Model Optimizer is a cross-platform command-line tool that facilitates the transition between the training and deployment environment, performs static model analysis, and adjusts deep learning models for optimal execution on end-point target devices.

Model Optimizer produces an OpenVINO supported framework as a trained model input and an Intermediate Representation (IR) of the network as output. Intermediate Representation is a pair of files that describe the whole model:

- .xml: Describes the network topology
- .bin: Contains the weights and biases binary data



■ How the Model Optimizer Works

Model Optimizer loads a model into memory, followed by reading it and building the internal representation of the model. The Model Optimizer then optimizes it and produces the Intermediate Representation. The Intermediate Representation is the only format the Inference Engine accepts. Model Optimizer has two main purposes:

1) Produce a valid Intermediate Representation.

If this main conversion artifact is not valid, the Inference Engine cannot run. The primary responsibility of the Model Optimizer is to produce the two files that form the Intermediate Representation.

2) Produce an optimized Intermediate Representation.

Pre-trained models contain layers that are important for training such as the dropout layer. These layers are useless during inference and might increase the inference time.





In many cases, these layers can be automatically removed from the resulting Intermediate Representation. However, if a group of layers can be represented as one mathematical operation and thus a single layer, the Model Optimizer recognizes such patterns and replaces these layers with one layer. The result is an Intermediate Representation that has fewer layers than the original model. This reduces the inference time.


Many common layers exist across known frameworks and neural network topologies. Examples of these layers are Convolution, Pooling, and Activation. The Model Optimizer must be able to work with these layers to read the original model and produce the Intermediate Representation of a model, the layer list varies by framework. Please refer to the documentation of the Caffe*, TensorFlow* and MXNet* for the topologies supported by each of these frameworks. If your topology contains only layers from the list of layers, which is the case for the topologies used by most users, the Model Optimizer can easily create the Intermediate Representation. Users can proceed to work with the Inference Engine afterwards.

However, if you use a topology with layers that are not recognized by the Model Optimizer, please refer to Custom Layers in the Model Optimizer to learn how to work with custom layers.

1.6 Inference Engine

After an Intermediate Representation is created by the Model Optimizer, input data can be inferred by the Inference Engine.

The Inference Engine is a C++ library with a set of C++ classes to infer input data (images) and get a result. The C++ library provides an API to read the Intermediate Representation, set the input and output formats, and execute the model on devices.



Each supported target device has a plugin and each plugin is a DLL/shared library. The Heterogeneous plugin lets you distribute a calculation workload across devices. One needs to make sure those libraries are specified in the path of host PC or in the place pointed to the plugin loader. Additionally, the related library for each plugin must be included in the LD_LIBRARY_PATH. When the Inference Engine calls the FPGA-based DLA plug-in, the DLA runtime software layer is called to use the DLA API. These





APIs are converted to the corresponding modules executed on the FPGA device. This part would be executed in different levels of in-depth learning networks.

Common Workflow for Using the Inference Engine API:

1. Read the Intermediate Representation:

Use the InferenceEngine::CNNNetReaderclass and read an Intermediate Representation file into a CNNNetwork class. This class represents the network in host memory.

- 2. Prepare inputs and outputs formats: After loading the network, specify input and output precision, and the layout on the network using CNNNetwork::getInputInfo() and CNNNetwork::getOutputInfo().
- 3. Select Plugin:

Select the plugin to load your network. Create the plugin with the InferenceEngine:: PluginDispatcher load helper class. Pass per device loading configurations specific to this device and register extensions to this device.

4. Compile and Load:

Use the plugin interface wrapper class InferenceEngine::InferencePlugin to call the LoadNetwork () API to compile and load the network on the device. Pass in the per-target load configuration for this compilation and load operation.

5. Set input data:

There's an ExecutableNetwork object with the network loaded.

Use this object to create an InferRequest in which you signal the input buffers to use for input and output. Specify a device-allocated memory and copy it into the device memory directly or tell the device to use your application memory to save a copy.

6. Execute:

Choose the execution mode with the input and output memory defined:


Synchronously - Infer() method. Block until inference finishes.

Asynchronously - StartAsync() method. Check status with the wait() method (0 timeout), wait, or specify a completion callback.


7. Get the output:

Get the output memory or read the memory provided earlier after inference is complete.

This can be done with the InferRequest GetBlob API.



For more information about integrating the Inference Engine in your application, please refer to the Inference Engine Developer Guide.





Chapter 2

Run the DEMO on the Starter Platform for OpenVINO[™] Toolkit

This chapter describes how to run the demo on the Starter Platform for OpenVINOTM Toolkit and shows the execution result of the demo. Before running these demos, user needs to finish OpenVINO Development installation by referring to the manual "**OpenVINO_Installation_Guide**".

2.1 Introduction

As shown in the figure below, there are some shell scripts in the terasic_demo/demo folder.

😣 🖨 🗊 demo					
< > 🛚 opt inte	el 2019_r1 openvino	deployment_tools	terasic_demo demo	٩	
 Recent Home Desktop Documents Oownloads Music Pictures Videos 	ir 02_security_barrier. sh	model 03_face_detection. sh	pic_video	01_squeezenet_ classification.sh	
 Trash Network Computer qiangyan on 1 Connect to Server 	06_human_pose_ estimation.sh	07_classification_ pic_loop.sh	README.txt		

Below is the brief introduction of the demo folder.

1. How to use these Shell script files

Users can run any one of the shell script files with default parameters, and users can also use cpu, vpu or fpga to specify the target device to run the demo. There are also other parameters for using, users can run shell script file with '-h' for more details. And the default parameter is for cpu.

- 2. The images and video required by the demo are in the pic_video folder.
- 3. The Caffe model downloaded from internet is in the model folder.
 - ➤ alexnet
 - ➤ squeezenet1.1
 - ➢ GoogleNetV2
 - Users can add Caffe model by referring to the writing rule of the script. Please pay attention to the path and name.





- Please refer to OpenVINO-Using-TensorFlow to transfer the Tensorflow model
- 4. IR folder

While running the demo, the corresponding model IR file will be generated automatically if it's needed.


- > The model generated under FP16 folder is used for FPGA
- > The model generated under FP32 folder is used for CPU

2.2 Execute the Demo


There are seven demos included in the OpenVINO Toolkit. To run these demos, users need to open a terminal and type sudo su, source the setup script, and prepare the running environment.

(login account: here, our username is terasic, password is terasic)

1. Right click on the desktop to open the Terminal, enter command "*sudo su*" to change user to root Super User, enter password "*terasic*"




2. Enter "cd /opt/intel/2019_r1/openvino/deployment_tools/terasic_demo" to switch to terasic_demo path.



3. Source setup_board_tsp.sh

Note: User needs to setup the corresponding .sh file for the FPGA board, for example, source setup_board_tsp.sh for TSP GT Edition board or TSP GX Edition board, source setup_board_de5a_net_ddr4.sh for DE5a-Net-DDR4 board.







4. Type "y" to install.



5. Enter *aocl diagnose* to check the environment, the "DIAGNOSTIC_PASSED" represents the environment setup is successful.

😆 🖻 🗊 root@terasic: /opt/intel/2019_r1/openvino/deployment_tools/terasic_demo				
RY_PATH root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/terasic_demo# aocl dia gnose				
Warning: No devices attached for package: /opt/altera/aocl-pro-rte/aclrte-linux64/board/tsp				
Verified that the kernel mode driver is installed on the host machine. Using board package from vendor: Terasic Querying information for all supported devices that are installed on the host ma chine				
Device Name Status Information				
acl0 Passed Cyclone V HPC Reference Platform PCIe dev_id = D800, bus:slot.func = 01:00.00, at Gen 2 wi th 1 lanes				
Found 1 active device(s) installed on the host machine. To perform a full diagno stic on a specific device, please run aocl diagnose <device_name></device_name>				
DIAGNOSTIC_PASSED				

6. Use an USB cable to connect the TSP USB Blaster II connector and PC. Enter "aocl program acl0 \$DLA_AOCX_GT" (note: if user tests the OpenVINO examples for GX edition, please enter "aocl program acl0 \$DLA_AOCX_GX" command) to program an .aocx file (click here to know how to program an .aocx file) to the FPGA.





root@terasic: /opt/intel/2019_r1/openvino/deployment_tools/terasic_demo Call "aocl diagnose all" to run diagnose for all devices root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/terasic_demo# aocl program acl0 SDLA_AOCX_GT aocl program: Running program from /opt/altera/aocl-pro-rte/aclrte-linux 64/board/tsp/linux64/libexec Start to program the device aclo ... MMD INFO : [acl0] failed to program the device through CvP. MMD INFO : executing "quartus_pgm -c 1 -m jtag -o "P;reprogram_temp.sof@ Info: Running Quartus Prime Programmer Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition Info: Copyright (C) 2017 Intel Corporation. All rights reserved. Info: Your use of Intel Corporation's design tools, logic functions Info: Your use of inter corporation's design tools, togte rangeto Info: and other software and tools, and its AMPP partner logic Info: functions, and any output files from any of the foregoing Info: (including device programming or simulation files), and any Info: associated documentation or information are expressly subject Info: to the terms and conditions of the Intel Program License Info: agreement, including, without limitation, that your use is for Info: the sole purpose of programming logic devices manufactured by Info: Intel and sold by Intel or its authorized distributors. Pleas Info: Processing started: Tue Apr 21 16:37:13 2020 Info: Command: quartus_pgm -c 1 -m jtag -o P;reprogram_temp.sof@1 Info (213045): Using programming cable "C5P [1-3]" Info (213011): Using programming file reprogram_temp.sof with checksum 0 k253CDA26 for device 5CGTFD9D5F27@1 Info (209060): Started Programmer operation at Tue Apr 21 16:37:28 2020 Info (209016): Configuring device index 1 Info (209017): Device 1 contains JTAG ID code 0x02B040DD Info (209007): Configuration succeeded -- 1 device(s) configured Info (209011): Successfully performed operation(s) Info (209061): Ended Programmer operation at Tue Apr 21 16:37:33 2020 Info: Quartus Prime Programmer was successful. 0 errors, 0 warnings Info: Elapsed time: 00:00:20 Info: Total CPU time (on all processors): 00:00:11 Program succeed. root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/terasic_demo#

7. Switch to the demo path.





oroot@terasic: /opt/intel/2019_r1/openvino/deployment_tools/terasic_demo
ent,
 Info: the Intel FPGA IP License Agreement, or other applicable licen
se
 Info: agreement, including, without limitation, that your use is for
 Info: the sole purpose of programming logic devices manufactured by
 Info: Intel and sold by Intel or its authorized distributors. Pleas
e
 Info: refer to the applicable agreement for further details.
 Info: Processing started: Tue Apr 21 16:37:13 2020
Info: Command: quartus_pgm -c 1 -m jtag -o P;reprogram_temp.sof@1
Info (213045): Using programming cable "CSP [1-3]"
Info (213011): Using programming file reprogram_temp.sof with checksum 0
x253CDA26 for device SCGTFD9D5F27@1
Info (209060): Started Programmer operation at Tue Apr 21 16:37:28 2020
Info (209017): Device 1 contains JTAG ID code 0x02B040DD
Info (209017): Device 1 contains JTAG ID code 0x02B040DD
Info (209011): Successfully performed operation(s)
Info (209061): Ended Programmer was successful. 0 errors, 0 warnings
 Info: Processing ended: Tue Apr 21 16:37:33 2020
Info: Consigned time: 00:00:20
Info: Total CPU time (on all processors): 00:00:11
Program succeed.
root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/terasic_demo#
cd demo/1

8. Execute the DEMOs:

■ 01_squeezenet demo


This demo can recognize the objects in the figure by using the squeezenet model

1) ./01_squeezenet_classification.sh fpga (run demo with FPGA)


```
© © root@terasic: /opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/de
Se
Info: agreement, including, without limitation, that your use is for
Info: the sole purpose of programming logic devices manufactured by
Info: Intel and sold by Intel or its authorized distributors. Pleas
e
Info: refer to the applicable agreement for further details.
Info: Processing started: Tue Apr 21 16:37:13 2020
Info: Command: quartus_pgm -c 1 -m jtag -o P;reprogram_temp.sof@1
Info (213045): Using programming cable "CSP [1-3]"
Info (213045): Using programming cable "CSP [1-3]"
Info (209060): Started Programmer operation at Tue Apr 21 16:37:28 2020
Info (209016): Configuring device index 1
Info (209017): Device 1 contains JTAG ID code 0x02B040DD
Info (209001): Successfully performed operation(s)
Info: Quartus Prime Programmer operation at Tue Apr 21 16:37:33 2020
Info: Quartus Prime Programmer operation at Tue Apr 21 16:37:33 2020
Info: Processing ended: Tue Apr 21 16:37:33 2020
Info: Total CPU time (on all processors): 00:00:11
Program succeed.
root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/d
emo/
root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/d
emo# ./01 squeezenet classification.sh fpga
```

2) Users can see "HETERO:FPGA, CPU", which prompts the DEMO is running on FPGA and CPU.





3) It prints out the top 10 results.




■ 02_security_barrier demo

This demo can recognize the car, car license number, and its location by using the three models.





1) ./02_security_barrier.sh fpga (run the demo with FPGA)



2) The result is shown in the figure below. Enter Ctrl+C to close the Application.



■ 03_face_detection


This demo uses four models and it can recognize human face position in the figure. It can also judge the human gender, age, expression, and head gesture according to the human face.

- 1) Plug a UVC USB camera to the host PC USB port.
- 2) Execute "./03_face_detection.sh fpga" to run the demo with FPGA.



80	root@terasic: /opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/de
[INFO]	Build Description heteroPlugin Loading plugin CPU
	API version 1.6
	Build 22443
	Description MKLDNNPlugin
[INFO	Loading network files for VehicleDetection
] Batch size is forced to 1
] Checking Vehicle Detection inputs
] Checking Vehicle Detection outputs
] Loading Vehicle Detection model to the HETERO:FPGA,CPU plugin
	Loading network files for VehicleAttribs
	Batch size is forced to 1 for Vehicle Attribs
	Checking VehicleAttribs inputs
	Checking Vehicle Attribs outputs
	Loading Vehicle Attribs model to the HETERO:FPGA,CPU plugin
	Loading network files for Licence Plate Recognition (LPR)
	Batch size is forced to 1 for LPR Network
	Checking LPR Network inputs
	Checking LPR Network outputs
] Loading LPR model to the CPU plugin
] Start inference
	e the application, press 'CTRL+C' or any key with focus on the ou
tput wir	
	terasic:/opt/intel/2019_r1/openvino/deployment_tools/terasic_demo 03 face detection.sh fpga

3) The result is shown in the figure below, enter Ctrl+c to close the Application.




■ 04_GoogleNetV2_object_detection

This demo can recognize the target object by using GoogleNetV2. The object tags are shown in the figure below:



1	aeroplane
2	bicycle
3	bird
4	boat
5	bottle
6	bus
7	car
8	cat
9	chair
10	COW
11	diningtable
12	dog
13	horse
14	motorbike
15	person
16	pottedplant
17	sheep
18	sofa
19	train
20	tvmonitor
-	

- 1) Plug the UVC USB camera to the host PC USB port
- 2) Execute "./04_GoogleNetV2_object_detection.sh fpga" to run the demo with FPGA



3) Recognize the figures with the camera. The results are shown in the figure below. Enter Ctrl+c to close the Detection results window.




Only 167 proposals found
<pre>conty iss proposals found only iss propos</pre>

■ 05_Alexnet_classification

This demo can recognize the target objects by using Alexnet model and print out the top 10 information (the recognized result in top 10 probabilities).

1) Execute "./05_Alexnet_classification.sh fpga" to run the demo with FPGA.



2) The results are shown in the figure below.



```
🕽 🚍 💷 💿 root@terasic: /opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/de
 video/car.png
classid probability label
            0.7904695 n02974003 car wheel
479
436
            0.0648857 n02814533 beach wagon, station wagon, wagon, estate
car, beach waggon, station waggon, waggon
          acn waggon, station waggon, waggon

0.0648857 n03100240 convertible

0.0393552 n04285008 sports car, sport car

0.0238701 n03770679 minivan

0.0041480 n03777568 Model T

0.0032305 n03459775 grille, radiator grille

0.0025159 n02930766 cab, hack, taxi, taxicab

0.0019594 n03930630 pickup, pickup truck

0.0015260 n04037443 racer, race car, racing car
511
817
656
661
581
468
717
751
total inference time: 222.4984914
Average running time of one iteration: 222.4984914 ms
Throughput: 4.4944125 FPS
[ INFO ] Execution successful
*******
```

■ 06_human_pose_estimation

This demo can recognize human pose and display it.


- 1) Plug a UVC USB camera to the host PC USB port.
- 2) Execute "./06_human_pose_estimation.sh fpga" to run the demo with FPGA.

```
😕 😑 🗉 🛛 root@terasic: /opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/de
car, beach waggon, station waggon, waggon
        0.0648857 n03100240 convertible
0.0393552 n04285008 sports car,
0.0238701 n03770679 minivan
511
                    n04285008 sports car, sport car
817
656
        0.0041480 n03777568 Model T
661
        0.0032305 n03459775 grille, radiator grille
581
468
        0.0025159 n02930766 cab, hack, taxi, taxicab
        0.0019594
                    n03930630 pickup, pickup truck
717
751
        0.0015260
                    n04037443 racer, race car, racing car
total inference time: 222.4984914
Average running time of one iteration: 222.4984914 ms
Throughput: 4.4944125 FPS
[ INFO ] Execution successful
******
Demo completed successfully.
root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/d
emo# ./06 human pose estimation.sh fpqa
```






3) The result is shown in the figure below. Enter Ctrl+C to close the Application.



■ 07_classification_pic_loop

This demo bases demo 01_squeesnet_classification, and adds more pictures to run in a loop.


1) Execute "./07_classification_pic_loop.sh fpga" to run the demo with FPGA.



2) The result is shown in the figure below.







Note: Some demos execution result will show the frame rate, the result of these demos is depending on the performance of user's PC CPU and the FPGA device. The CPU grade is higher (I7 instead of I5), the result is better if user executes the demo on the DE5a-Net-DDR4 instead of TSP.





Chapter 3


Starter Platform for OpenVINO[™] Toolkit Lab

This chapter describes how to verify the experiment environment, implement the acceleration of users own AI demonstrations on the FPGA platform.


3.1 Verify the Environment of the Experiment

This section will show user how to verify the environment of the experiment by running the demo "02 security barrier.sh" with CPU which is provided in terasic demo.

- 1. Open a terminal by right clicking on the Desktop.
- 2. Enter command "sudo su" to change the user to the root Super User, the password is terasic.




3. Enter "cd /opt/intel/2019_r1/openvino/deployment_tools/terasic_demo" to switch the path.



4. Enter "source setup_board_tsp.sh".

Note: User needs to setup the corresponding .sh file for the FPGA board, for example, source setup_board_tsp.sh for TSP GT Edition board or TSP GX Edition board, source setup_board_de5a_net_ddr4.sh for DE5a-Net-DDR4 board.



5. Enter "*y*" for the driver installation.





root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/terasic_demo# source s
etup_board_tsp.sh
[setupvars.sh] OpenVINO environment initialized
INTELFPGAOCLSDKROOT is set to /opt/altera/aocl-pro-rte/aclrte-linux64. Using tha
t.
aoc was not found, but aocl was found. Assuming only RTE is installed.
AOCL_BOARD_PACKAGE_ROOT is set to /opt/altera/aocl-pro-rte/aclrte-linux64/board/
osk. Using that.
Adding /opt/altera/aocl-pro-rte/aclrte-linux64/bin to PATH
Adding /opt/altera/aocl-pro-rte/aclrte-linux64/host/linux64/lib to LD_LIBRARY_PA
TH
Adding /opt/altera/aocl-pro-rte/aclrte-linux64/board/tsp/linux64/lib to LD_LIBRARY_PA
TH
Do you want to install /opt/altera/aocl-pro-rte/aclrte-linux64/board/tsp? [y/n]

6. Enter *cd* /*root*/*inference_engine_samples_build*/

root@terasic: /opt/intel/2019_r1/openvino/deployment_tools/terasic_demo terasic@terasic:~\$ sudo su [sudo] password for terasic: root@terasic:/home/terasic# cd /opt/intel/2019 r1/openvino/deployment tools/tera sic_demo root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/terasic_demo# source s etup_board_tsp.sh [setupvars.sh] OpenVINO environment initialized INTELFPGAOCLSDKROOT is set to /opt/altera/aocl-pro-rte/aclrte-linux64. Using tha t. aoc was not found, but aocl was found. Assuming only RTE is installed. AOCL BOARD PACKAGE ROOT is set to /opt/altera/aocl-pro-rte/aclrte-linux64/board/ tsp. Using that. Adding /opt/altera/aocl-pro-rte/aclrte-linux64/bin to PATH Adding /opt/altera/aocl-pro-rte/aclrte-linux64/host/linux64/lib to LD_LIBRARY_PA ΤН /opt/altera/aocl-pro-rte/aclrte-linux64/board/tsp/linux64/lib to LD_LIBRA Adding RY_PATH root@terasic:/opt/intel/2019 r1/openvino/deployment tools/terasic demo# cd /root /inference_engine_samples_build/

7. Enter "rm -rf CMakeCache.txt"

root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/terasic_demo# cd /root /inference_engine_samples_build/ root@terasic:~/inference_engine_samples_build# rm -rf CMakeCache.txt

8. Enter "*cmake -DCMAKE_BUILD_TYPE=Release* \

/opt/intel/2019_r1/openvino/deployment_tools/inference_engine/samples/".


root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/terasic_demo# cd /root /inference_engine_samples_build/ root@terasic:~/inference_engine_samples_build# rm -rf CMakeCache.txt root@terasic:~/inference_engine_samples_build# cmake -DCMAKE_BUILD_TYPE=Release \ > /opt/intel/2019 r1/openvino/deployment tools/inference engine/samples/

Then you can see the following messages.




```
P root@osk: -/inference_engine_samples_build
File Edit View Search Terminal Help
-- SSE supported
-- SSE2 supported
-- SSE3 supported
-- SSE4.1 supported
-- SSE4.1 supported
-- SSE4.2 supported
-- SSE4.2 supported
-- SSE4.5 supported
-- SSE4.5 supported
-- TBB include: /opt/intel/2019_r1/openvino_2019.1.094/deployment_tools/inference_engine/external/tbb/i
nclude
-- TBB Release lib: /opt/intel/2019_r1/openvino_2019.1.094/deployment_tools/inference_engine/external/tbb/i
hltb/lib/tbbb_debug.so
-- TBB Release lib: /opt/intel/2019_r1/openvino_2019.1.094/deployment_tools/inference_engine/external/tbb/i
hltb/lib/tbbb_debug.so
-- Looking for pthread.h
-- Looking for pthread_create
-- Looking for pthread_create in pthreads
-- Looking for
```

9. Enter "make -j8"




10. Wait until the build process is finished.






11. Enter "cd /opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/demo" to switch the workspace.



12. Enter "./02_security_barrier.sh fpga".







13. The result of the Demo is as shown below.




3.2 Lab 1. How to use the Model Optimizer to transform the

Model?


This section will show user how to use the Model Optimizer tool to get the IR parameters from predownloaded caffe model file "squeesenet1.1" which will be used by Inference Engine app.

1. Enter "*cd /opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/demo/model/caffe/*" to switch the path to the pre-downloaded Model folder.






2. Enter "*ls*" to see the folder information, which includes bvlc_alexnet, squeezent1.1, and SSD_GoogleNetV2 models.




3. Enter "cd squeezenet1.1" to select the corresponding Model folder.








- 4. Enter "*ls*" to see the composition of the model, there are 3 files:
 - squeezenet1.1.caffemodel is the file to describe the adjusted weights and biases for the trained model.
 - squeezenet1.1.labels is the label file for classification model.
 - squeezenet1.1.prototxt is the description file for the model structure.




5. Enter "*cd* ../../" to go back to the demo folder.






6. Enter "*mkdir my_ir*" to create a new folder for saving IR files.



7. Enter "*cd/opt/intel/2019_r1/openvino/deployment_tools/model_optimizer*" to switch the workspace to the Model Optimizer folder.





8. Enter "*python3.5 mo_caffe.py* \

--input_model /opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/demo/

model/caffe/squeezenet1.1/squeezenet1.1.caffemodel \


--output_dir /opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/demo/my_ir \

--data_type FP16".

😣 🗢 🗉 root@terasic: /opt/intel/2019_r1/openvino/deployment_tools/model_optimizer
dow
^Croot@terasic:/opt/intel/2019 r1/openvino/deployment tools/terasic demo/demo# c
/opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/demo/model/caffe/
root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/demo/mode
l/caffe# ls
bvlc_alexnet squeezenet1.1 SSD_GoogleNetV2
root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/demo/mode
l/caffe# cd squeezenet1.1
root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/demo/mode
l/caffe/squeezenet1.1# ls
squeezenet1.1.caffemodel squeezenet1.1.labels squeezenet1.1.prototxt
root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/demo/mode
l/caffe/squeezenet1.1# cd//
root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/demo# mkd
ir my_ir
root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/demo# cd
/opt/intel/2019_r1/openvino/deployment_tools/model_optimizer
root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/model_optimizer# pytho
n3.5 mo_caffe.py \
>input_model /opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/demo/\
<pre>> model/caffe/squeezenet1.1/squeezenet1.1.caffemodel \</pre>
>output_dir /opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/demo/my
_ir \
>data_type FP16

9. The corresponding IR files are generated in the my_ir folder.






- 🖬 Videos
- 🗐 Trash
- 10. Copy the .label file from Model folder to the my_ir folder by entering

" $cp \setminus$

/opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/demo/


model/caffe/squeezenet1.1/squeezenet1.1.labels \ /opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/demo/my_ir/".





3.3 Lab 2. How to compile an Inference Engine app?


- 1. As the time is limited, we directly copy an existed application, rename it, and make a compilation.
- 2. Enter "*cd* ../*inference_engine/samples*" to switch the workspace to the Inference Engine samples folder.




3. Enter "cp -r classification_sample my_classification_sample".







4. Enter "*cd my_classification_sample*" to switch the workspace to the new app folder.



5. Enter "*gedit CMakeLists.txt*" to open the file, re-name the target_name to my_classification_sample, save and close the file.

es# cp -r classification_sample my_classification_sample root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/inference_engine/sampl es# cd my_classification_sample root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/inference_engine/sampl es/my_classification_sample#_gedit_CMakeLists.txt_



```
CMakeLists.txt
            Open 🔻
                        Æ
  Copyright (C) 2018-2019 Intel Corporation
# SPDX-License-Identifier: Apache-2.0
#
set (TARGET_NAME "my classification sample")
file (GLOB SRC
         ${CMAKE_CURRENT_SOURCE_DIR}/*.cpp
# Create named folders for the sources within the .vcproj
# Empty name lists them directly under the .vcproj
source_group("src" FILES ${SRC})
link directories(${LIB FOLDER})
# Create library file from sources.
add_executable(${TARGET_NAME} ${SRC})
set target properties(${TARGET_NAME} PROPERTIES "CMAKE CXX FLAGS" "${CMAKE_CXX_FLAGS} -fPIE"
COMPILE_PDB_NAME ${TARGET_NAME})
target_link_libraries(${TARGET_NAME} ${InferenceEngine_LIBRARIES} IE::ie_cpu_extension
format_reader gflags)
if(UNIX)
     target link libraries(${TARGET_NAME} ${LIB_DL} pthread)
endif()
```


```
CMake ▼ Tab Width: 8 ▼ Ln 7, Col 15 ▼ INS
```

- 6. Enter "cd ../" to go back to the sample folder.
- 7. Enter "*mkdir my_build*" to create a new folder for saving the generated executable program.
- 8. Enter "cd my_build" to switch to the working directory.

```
🕽 😑 🗊 🛛 root@terasic: /opt/intel/2019_r1/openvino/deployment_tools/inference_engine/samples
es# cd my_classification_sample
root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/inference_engine/sampl
es/my_classification_sample# gedit CMakeLists.txt
(gedit:6687): Gtk-WARNING **: Calling Inhibit failed: GDBus.Error:org.freedeskto
p.DBus.Error.ServiceUnknown: The name org.gnome.SessionManager was not provided
by any .service files
** (gedit:6687): WARNING **: Set document metadata failed: Setting attribute met
adata::gedit-spell-enabled not supported
** (gedit:6687): WARNING **: Set document metadata failed: Setting attribute met
adata::gedit-encoding not supported
** (gedit:6687): WARNING **: Set document metadata failed: Setting attribute met
adata::gedit-position not supported
root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/inference_engine/sampl
es/my_classification_sample# cd ../
root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/inference_engine/sampl
es# mkdir my build
root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/inference_engine/sampl
es# cd my_build
root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/inference_engine/sampl
es/my_build#
```

9. Enter "*cmake -DCMAKE_BUILD_TYPE=Release* \ /*opt/intel/2019_r1/openvino/deployment_tools/inference_engine/samples/*" to copy the file automatically into the directory-my_build, and it will generate a makefile for the code compilation.





- 10. Enter "*make -j8*" to compile the application program, please be patient for the compilation process. Current settings of compilation will compile all the applications in samples folder to executable program.
- 11. Under the path: my_build/intel64/Release/, the corresponding my_classification_sample executable program is generated, and the application is created.





engine samples my_build intel64 Release			Q	
Name	•	Size	Туре	Modified
lib		4 items	Folder	17:32
benchmark_app		439.8 kB	Program	17:30
calibration_tool		1.0 MB	Program	17:40
classification_sample		398.1 kB	Program	17:37
classification_sample_async		438.3 kB	Program	17:33
<pre>classification_sample_for_c5p</pre>		441.6 kB	Program	17:35
<pre>classification_sample_for_pic_loop</pre>		441.6 kB	Program	17:39
crossroad_camera_demo		455.6 kB	Program	17:35
end2end_video_analytics_ie		367.0 kB	Program	17:36
end2end_video_analytics_opencv		242.7 kB	Program	17:28
hello_autoresize_classification		254.6 kB	Program	17:28
hello_classification		214.5 kB	Program	17:28
hello_request_classification		226.6 kB	Program	17:28
hello_shape_infer_ssd		222.0 kB	Program	17:33
human_pose_estimation_demo		394.1 kB	Program	17:29
interactive_face_detection_demo		547.2 kB	Program	17:37
lenet_network_graph_builder		441.8 kB	Program	17:29
mask_rcnn_demo		397.7 kB	Program	17:31
multi-channel-face-detection-demo		489.7 kB	Program	17:39
multi-channel-human-pose-estimation-de	mo	536.2 kB	Program	17:41
my_classification_sample		398.1 kB	Program	17:34
object_detection_demo		464.4 kB	Program	17:36
object_detection_demo_ssd_async		431.5 kB	Program	17:33
object_detection_demo_yolov3_async		441.9 kB	Program	17:34

For more information of Inference Engine API, user can refer to following link:

https://docs.openvinotoolkit.org/latest/annotated.html

https://docs.openvinotoolkit.org/latest/_docs_IE_DG_Integrate_with_customer_application_new_API. html

3.4 Lab 3. Execute the created application file, use the Inference

Engine for the classification predication.

- 1. In the previous steps, we have transformed the model to the IR files which are used by the inference engine, and generated the corresponding executable file. Before executing the file, let's have a general understanding of the operations in the application program.
- 2. Open the file: classification_sample.h, there is a parameter "showUsage" for executing the app, -h





is for help, -i is for the path to a folder with images or the camera parameters, -m is for the path of a trained Model (IR Path), -d is for the target device.

```
Classification_sample.h [Read-Only] (/opt/intel/2019_r1/openvino/deployment...e_engine/
 Open 🔻
            Æ
/// @brief Absolute path to CPU library with user layers <br>
   / It is a optional parameter
DEFINE_string(l, "", custom_cpu_library_message);
/// @brief Iterations count (default 1)
DEFINE_uint32(ni, 1, iterations_count_message);
 // @brief Enable plugin messages
DEFINE_bool(p_msg, false, plugin_message);
* @brief This function show a help message
*/
static void showUsage() {
    std::cout << std::endl;</pre>
    std::cout << "classification_sample [OPTION]" << std::endl;
std::cout << "Options:" << std::endl;</pre>
    std::cout << std::endl;</pre>
    std::cout << " -h
std::cout << " -i</pre>
                                                      " << help message << std::endl;
                        -i \"<path>\"
-m \"<path>\"
-l \"<absolute_path>\"
                                                          << image_message << std::endl;
    std::cout << "</pre>
                                                        " << model_message << std::endl;</pre>
    std::cout << "</pre>
                                                          " << custom_cpu_library_message
<< std::endl;
                         Or" << std::endl;
-c \"<absolute_path>\"
    std::cout << "</pre>
    std::cout << "</pre>
                                                         " << custom_cldnn_message <<</pre>
std::endl;
    std::cout << "</pre>
                                                        " << plugin_path_message <<
                         -pp \"<path>\"
std::endl;
                                                       " << target_device_message <<
    std::cout << "</pre>
                         -d \"<device>\"
std::endl;
    std::cout << "</pre>
                         -nt \"<integer>\"
                                                       " << ntop_message << std::endl;
                                                       " << iterations_count_message <<</pre>
    std::cout << "</pre>
                         -ni \"<integer>\"
std::endl;
                                                      " << performance_counter_message <<</pre>
    std::cout << "</pre>
                         - pc
std::endl;
    std::cout << "</pre>
                         -p_msg
                                                      " << plugin_message << std::endl;</pre>
}
                             C/C++/ObjC Header ▼ Tab Width: 8 ▼ Ln 24, Col 1 ▼ INS
```

- 3. Open the main.cpp in the folder: inference_engine/samples/my_classification_sample, there are explanations:
 - Step1, Load Plugin for inference engine, for this lab, the plugin is hetero plugin for FPGA and CPU.





```
// Parsing and validation of input args ------
if (!ParseAndCheckCommandLine(argc, argv)) {
        return 0;
}
/** This vector stores paths to the processed images **/
std::vector<std::string> imageNames;
parseImageSArguments(imageNames);
if (imageNames.empty()) throw std::logic_error("No suitable images were found");
11 ....
// ----- 1. Load Plugin for inference engine
slog::info << "Loading plugin" << slog::endl;
InferencePlugin plugin = PluginDispatcher({ FLAGS_pp, "../../lib/intel64" , "" }).getPluginByDevice(FLAGS_d);
/** Loading default extensions **/
if (FLAGS_d.find("CPU") != std::string::npos) {
       /**
 * cpu_extensions library is compiled from "extension" folder containing
 * custom MKLDNNPlugin layer implementations. These layers are not suppor
 * by mkldnn, but they can be useful for inferring custom topologies.
 **/
                                                                                                                                  supported
       plugin.AddExtension(std::make_shared<Extensions::Cpu::CpuExtensions>());
3
if (!FLAGS_l.empty()) {
    // CPU(MKLDNN) extensions are loaded as a shared library and passed as a pointer to base extension
    auto extension_ptr = make_so_pointer<IExtension>(FLAGS_l);
    plugin.AddExtension(extension_ptr);
    slog::info << "CPU Extension loaded: " << FLAGS_l << slog::endl;</pre>
}
if (IFLAGS_c.empty()) {
    // clDNN Extensions are loaded from an .xml description and OpenCL kernel files
    plugin.SetConfig({{PluginConfigParams::KEY_CONFIG_FILE, FLAGS_c}});
    slog::info << "GPU Extension loaded: " << FLAGS_c << slog::endl;</pre>
 /** Setting plugin parameter for collecting per layer metrics **/
      (FLAGS_pc)
       plugin.SetConfig({ { PluginConfigParams::KEY_PERF_COUNT, PluginConfigParams::YES } });
}
/** Printing plugin version *
printPluginVersion(plugin, std::cout);
//
```

Step2, Read the IR Generated by Model Optimizer (.xml and .bin files).

For this lab, the xml file is squeezenet1.1.xml.

Step3, configure the input & output, prepare the input blobs, read the input size information, read the images path, set batch size, prepare the output blobs.



```
// ------ 3. Configure input & output -------
// ····· Prepare input blobs ·····
slog::info << "Preparing input blobs" << slog::endl;</pre>
/** Taking information about all topology inputs **/
InputsDataMap inputInfo = network.getInputsInfo();
if (inputInfo.size() != 1) throw std::logic_error("Sample supports topologies only with 1 input");
auto inputInfoItem = *inputInfo.begin();
/** Specifying the precision and layout of input data provided by the user.
* This should be called before load of the network to the plugin **/
inputInfoItem.second->setPrecision(Precision::U8);
inputInfoItem.second->setLayout(Layout::NCHW);
std::vector<std::shared_ptr<unsigned char>> imagesData;
for (auto & i : imageNames) {
    FormatReader::ReaderPtr reader(i.c_str());
    if (reader.get() == nullptr) {
    slog::warn << "Image " + i + " cannot be read!" << slog::endl;</pre>
        continue;
    }
    /** Store image data **/
    std::shared_ptr<unsigned char> data(
            reader->getData(inputInfoItem.second->getTensorDesc().getDims()[3]
                              inputInfoItem.second->getTensorDesc().getDims()[2]));
    if (data.get() != nullptr) {
        imagesData.push_back(data);
    }
if (imagesData.empty()) throw std::logic_error("Valid input images were not found!");
/** Setting batch size using image count **/
network.setBatchSize(imagesData.size());
size_t batchSize = network.getBatchSize();
slog::info << "Batch size is " << std::to_string(batchSize) << slog::endl;</pre>
```

Step4, Loading model to the plugin.

```
// ....4. Loading model to the plugin ....
slog::info << "Loading model to the plugin" << slog::endl;
ExecutableNetwork executable_network = plugin.LoadNetwork(network, {});
inputInfoItem.second = {};
outputInfo = {};
network = {};
network = {};
```

Step5, create infer request.

11

```
// ---- 5. Create infer request
InferRequest infer_request = executable_network.CreateInferRequest();
//
```

```
Step6, Prepare input.
```



Step7, Do the inference, send data to FPGA for processing, and send the result to CPU.

Step8, Process output, process the result and compare with the label file, the last printf the result and the average inference time.

```
----- 8. Process output --
slog::info << "Processing output blobs" << slog::endl;</pre>
const Blob::Ptr output_blob = infer_request.GetBlob(firstOutputName);
auto output_data = output_blob->buffer().as<PrecisionTrait<Precision::FP32>::value_type*>();
/** Validating -nt value **/
FLAGS_nt = resultsCnt;
}
/** This vector stores id's of top N results **/
std::vector<unsigned> results;
TopResults(FLAGS_nt, *output_blob, results);
std::cout << std::endl << "Top " << FLAGS_nt << " results:" << std::endl << std::endl;</pre>
 ** Read labels from file (e.x. AlexNet.labels) **/
bool labelsEnabled = false;
std::string labelFileName = fileNameNoExt(FLAGS_m) + ".labels";
std::vector<std::string> labels;
std::ifstream inputFile;
inputFile.open(labelFileName, std::ios::in);
if (inputFile.is_open()) {
    std::string strLine;
while (std::getline(inputFile, strLine)) {
    trim(strLine);
        labels.push_back(strLine);
    labelsEnabled = true;
}
```





- 4. Now, we are clear about the operations executed in the application, next, let us run the executable file we generated before.
- 5. Enter "cd \

/opt/intel/2019_r1/openvino/deployment_tools/inference_engine/samples\

/my_build/intel64/Release" to switch the directory to application folder.


😣 🖻 🗉 root@terasic: /opt/intel/2019_r1/openvino/deployment_tools/inference_engine/samples
dir/src/image grabber.cpp.o
[94%] Building CXX object smart_classroom_demo/CMakeFiles/smart_classroom_demo.
dir/src/align transform.cpp.o
[95%] Building CXX object smart_classroom_demo/CMakeFiles/smart_classroom_demo.
dir/main.cpp.o
[96%] Building CXX object calibration_tool/CMakeFiles/calibration_tool.dir//v
alidation_app/ObjectDetectionProcessor.cpp.o
[97%] Building CXX object calibration_tool/CMakeFiles/calibration_tool.dir//v
alidation_app/Processor.cpp.o
[97%] Building CXX object calibration_tool/CMakeFiles/calibration_tool.dir//v
alidation_app/VOCAnnotationParser.cpp.o
[98%] Linking CXX executable/intel64/Release/pedestrian_tracker_demo
[99%] Linking CXX executable/intel64/Release/calibration_tool
[99%] Built target pedestrian_tracker_demo
[99%] Built target calibration_tool
[100%] Linking CXX executable//intel64/Release/multi-channel-human-pose-est
imation-demo
[100%] Built target multi-channel-human-pose-estimation-demo
[100%] Linking CXX executable/intel64/Release/smart_classroom_demo
[100%] Built target smart_classroom_demo
root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/interence_engine/sampl
es/my_build# cd \
<pre>> /opt/intel/2019_r1/openvino/deployment_tools/inference_engine/samples\</pre>
/mv_build/intel64/Release

6. Enter "./my_classification_sample -i \

/opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/demo/pic_video/car.png \

-m /opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/

demo/my_ir/squeezenet1.1.xml -d "HETERO:FPGA,CPU"" to execute the Inference Engine.







```
🔲 root@terasic: /opt/intel/2019_r1/openvino/deployment_tools/inference_engine/sample
classid probability label
817
        0.9194013
                     sports car, sport car
511
        0.0457743
                     convertible
                      car wheel
        0.0168394
479
        0.0061949
                      beach wagon, station wagon, wagon, estate car, beach waggon,
436
station waggon, waggon
751 0.0061949 rac
751
                     racer, race car, racing car
656
        0.0022790
                      minivan
                     tow truck, tow car, wrecker
pickup, pickup truck
half track
        0.0008384
864
717
        0.0008384
586
        0.0008384
                      grille, radiator grille
581
        0.0003084
total inference time: 125.6192029
Average running time of one iteration: 125.6192029 ms
Throughput: 7.9605664 FPS
[ INFO ] Execution successful
root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/inference_engine/sampl
es/my_build/intel64/Release#
```


3.5 Advanced Experiment

- 1. In the previous steps, we already know how to convert the model to IR, and how to make executable files which can be used by the inference engine. Next, let's make a new demo.
- 2. Since the IR files have been generated already, no need to regenerate it, we continue to use the previously generated squeezenet1.1.xml and the corresponding bin file.
- 3. Enter "*cd /opt/intel/2019_r1/openvino/deployment_tools/inference_engine/samples*" to switch the workspace to Inference Engine samples folder.
- 4. Enter "*cp* -*r my_classification_sample my_demo*" to copy the files generated in the previous experiment, and we will modify them to be used in my_demo.
- 5. Enter "*cd my_demo*" to switch to the new copied samples folder.



ØØØ	root@terasic:	/opt/intel/2019_r1/openvino/deployment_tools/inference_engine/samples		
4792 /	0.0168394	car wheel		
436	0.0061949	beach wagon, station wagon, wagon, estate car, beach waggon,		
station waggon, waggon				
751	0.0061949	racer, race car, racing car		
656	0.0022790	minivan		
864	0.0008384	tow truck, tow car, wrecker		
717	0.0008384	pickup, pickup truck		
586	0.0008384	half track		
581	0.0003084	grille, radiator grille		
total inference time: 90.4634371				
Average running time of one iteration: 90.4634371 ms				
Throughput: 11.0541898 FPS				
[INFO] Execution successful				
root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/inference_engine/sampl				
es/my_build/intel64/Release# cd /opt/intel/2019 r1/openvino/deployment tools/inf				
erence_engine/samples				
<pre>root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/inference_engine/sampl</pre>				
es# cp -r my classification sample my demo				
<pre>root@terasic:/opt/intel/2019_r1/openvino/deployment_tools/inference_engine/sampl</pre>				
es# cd my demo				

6. Enter "gedit CMakeLists.txt" to open the file. Modify the file as follow:







```
*CMakeLists.txt
                           ΓŦ
 5 set (TARGET_NAME "my_demo")
 6
 7 # Find OpenCV components if exist
 8 find_package(OpenCV COMPONENTS highgui QUIET)
9 if(NOT(OpenCV_FOUND))
0 message(WARNING "OPENCV is disabled or not found, " ${TARGET_NAME} " skipped")
10
11
         return()
12 endif()
13
14 file (GLOB SRC
              ${CMAKE_CURRENT_SOURCE_DIR}/*.cpp
15
16
17 file (GLOB MAIN_HEADERS
18
              ${CMAKE_CURRENT_SOURCE_DIR}/*.h
19
              )
20
21 # Create named folders for the sources within the .vcproj
22 # Empty name lists them directly under the .vcproj
23 source_group("src" FILES ${SRC})
24
25 source_group("include" FILES ${MAIN_HEADERS})
26
27 link_directories(${LIB_FOLDER})
28
29 # Create library file from sources.
30 add_executable(${TARGET_NAME} ${SRC})
31
32 add_dependencies(${TARGET_NAME} gflags)
33
34 set_target_properties(${TARGET_NAME} PROPERTIES "CMAKE_CXX_FLAGS" "${CMAKE_CXX_FLAGS} -fPIE"
35 COMPILE_PDB_NAME ${TARGET_NAME})
36

37 #target_link_libraries(${TARGET_NAME} ${InferenceEngine_LIBRARIES} IE::ie_cpu_extension format_reader gflags)

38 target_link_libraries(${TARGET_NAME} IE::ie_cpu_extension ${InferenceEngine_LIBRARIES} gflags ${OpenCV_LIBRARIES})

30 tf/unty)
         target_link_libraries(${TARGET_NAME} ${LIB_DL} pthread)
40
41 endif()
                                                                                                      CMake ▼ Tab Width: 8 ▼ Ln 35, Col 1 ▼ INS
```

set (TARGET_NAME "my_demo")

Find OpenCV components if exist

find_package(OpenCV COMPONENTS highgui QUIET)

$if(NOT(OpenCV_FOUND))$

message(WARNING "OPENCV is disabled or not found, " \${TARGET_NAME} " skipped")

return()

endif()

file (GLOB MAIN_SRC

{CMAKE_CURRENT_SOURCE_DIR}/*.cpp

)

file (GLOB MAIN_HEADERS

 ${CMAKE_CURRENT_SOURCE_DIR}/*.h$

)

Create named folders for the sources within the .vcproj

```
# Empty name lists them directly under the .vcproj
```

```
source_group("src" FILES ${MAIN_SRC})
```

source_group("include" FILES \${MAIN_HEADERS})



link_directories(\${LIB_FOLDER})

Create library file from sources.

add_executable(\${TARGET_NAME} \${MAIN_SRC} \${MAIN_HEADERS})

add_dependencies(\${TARGET_NAME} gflags)

set_target_properties(\${TARGET_NAME} PROPERTIES "CMAKE_CXX_FLAGS"

"\${CMAKE_CXX_FLAGS} -fPIE"

COMPILE_PDB_NAME \${TARGET_NAME})

#target_link_libraries(\${TARGET_NAME} \${InferenceEngine_LIBRARIES} IE::ie_cpu_extension

format_reader gflags)


target_link_libraries(\${TARGET_NAME} IE::ie_cpu_extension \${InferenceEngine_LIBRARIES} gflags
\${OpenCV_LIBRARIES})

if(UNIX)

target_link_libraries(\${TARGET_NAME} \${LIB_DL} pthread)

endif()

- 7. Enter "*gedit main.cpp*" to open the file for application modification. The host application generated in the previous steps is for the classification of entering a single picture. Next, we will modify the application to support the classification display on multiply picture entering for loop.
 - Setp1, add a header file for opency and video operation.





#include <gflags/gflags.h>
#include <functional>
#include <iostream>
#include <random>
#include <algorithm>
#include <iterator>

#include <samples/ocv_common.hpp>
#include <ext_list.hpp>

#include <opencv2/opencv.hpp>

Step2, define a macro for picture number.


```
#define PIC_NUM 199
```

```
*main.cpp
   ● 	 Open ▼
                    Æ
 include <ext_list.hpp</pre>
#include <opencv2/opencv.hpp>
using namespace InferenceEngine;
#define PIC_NUM 199
ConsoleErrorListener error_listener;
bool ParseAndCheckCommandLine(int argc, char *argv[]) {
    // -----Parsing and validation of input
args-----
    gflags::ParseCommandLineNonHelpFlags(&argc, &argv, true);
    if (FLAGS_h) {
        showUsage();
        return false;
    }
    slog::info << "Parsing input parameters" << slog::endl;</pre>
    if (FLAGS_ni < 1) {</pre>
        throw std::logic_error("Parameter -ni should be greater than zero (default 1)");
    }
    if (FLAGS_i.empty()) {
        throw std::logic_error("Parameter -i is not set");
    }
    if (FLAGS_m.empty()) {
        throw std::logic_error("Parameter -m is not set");
    }
    return true;
}
 C++ ▼ Tab Width: 8 ▼ Ln 38, Col 1 ▼ INS
```


Step3, delete the imageNames, because we don't use it anymore

Before:






After:



Step4, delete the imagesData, because it's used with imageNames.

Before:





After:

```
*main.cpp
   Open 🔻
                     ΓŦ
         /** Taking information about all topology inputs **/
        InputsDataMap inputInfo = network.getInputsInfo();
        if (inputInfo.size() != 1) throw std::logic_error("Sample supports topologies only with 1
input"):
        auto inputInfoItem = *inputInfo.begin();
         /** Specifying the precision and layout of input data provided by the user.
* This should be called before load of the network to the plugin **/
        inputInfoItem.second->setPrecision(Precision::U8);
        inputInfoItem.second->setLayout(Layout::NCHW);
        /** Setting batch size using image count **/
        network.setBatchSize(imagesData.size());
        size_t batchSize = network.getBatchSize();
        slog::info << "Batch size is " << std::to_string(batchSize) << slog::endl;</pre>
        // ----- Prepare output blobs
            slog::info << "Preparing output blobs" << slog::endl;</pre>
        OutputsDataMap outputInfo(network.getOutputsInfo());
        // BlobMap outputBlobs;
        std::string firstOutputName;
        for (auto & item : outputInfo) {
    if (firstOutputName.empty()) {
                 firstOutputName = item.first;
            DataPtr outputData = item.second;
            if (!outputData) {
                 throw std::logic_error("output data pointer is not valid");
            3
            item.second->setPrecision(Precision::FP32);
        3
                                                          C++ ▼ Tab Width: 8 ▼
                                                                                  Ln 153. Col 9 🔻 INS
```

Step5, Change network.setBatchSize(imagesData.size()) to network.setBatchSize(1).





Before:




```
auto inputInfoItem = *inputInfo.begin();
 '** Specifying the precision and layout of input data provided by the user.
* This should be called before load of the network to the plugin **/
inputInfoItem.second->setPrecision(Precision::U8);
inputInfoItem.second->setLayout(Layout::NCHW);
, Secting value size using image count **/
network.setBatchSize(1);
size_t batchSize
size_t batchSize = network.getBatchSize();
slog::info << "Batch size is " << std::to_string(batchSize) << slog::endl;</pre>
// ----- Prepare output blobs
slog::info << "Preparing output blobs" << slog::endl;</pre>
OutputsDataMap outputInfo(network.getOutputsInfo());
// BlobMap outputBlobs;
std::string firstOutputName;
for (auto & item : outputInfo) {
    if (firstOutputName.empty()) {
         firstOutputName = item.first;
     DataPtr outputData = item.second;
     if (!outputData) {
         throw std::logic_error("output data pointer is not valid");
     }
     item.second->setPrecision(Precision::FP32);
3
const SizeVector outputDims = outputInfo.begin()->second->getDims();
bool outputCorrect = false;
                                                     C++ ▼ Tab Width: 8 ▼ Ln 155, Col 31 ▼ INS
```



Step6, Delete the highlighted code as below

Before:




After:

Imain.cpp *main.cpp Open T Image: control of the state of the stat
<pre>/* H = W = 1 */ if (outputDims[2] == 1 && outputDims[3] == 1) outputCorrect = true; }</pre>
<pre>if (!outputCorrect) { throw std::logic_error("Incorrect output dimensions for classification model"); } //</pre>
// 4. Loading model to the plugin
<pre>slog::info << "Loading model to the plugin" << slog::endl;</pre>
<pre>ExecutableNetwork executable_network = plugin.LoadNetwork(network, {});</pre>
11
// 5. Create infer request
<pre>InferRequest infer_request = executable_network.CreateInferRequest(); //</pre>
// 6. Prepare input
<pre>/** Iterate over all the input blobs **/ for (const auto & item : inputInfo) { /** Creating input blob **/ Blob::Ptr input = infer_request.GetBlob(item.first);</pre>
<pre>/** Filling input tensor with images. First b channel, then g and r channels **/ size_t num_channels = input->getTensorDesc().getDims()[1]; size_t image_size = input->getTensorDesc().getDims()[2] * input->getTensorDesc ().getDims()[3];</pre>
C++ ▼ Tab Width: 8 ▼ Ln 197, Col 1 ▼ INS




Step7, delete operation of "step 6, Prepare input"

Before:




After:





Step8, add pictures relative information in "step 6, Prepare input"




std::string picture_file_path; std::string picture_file_path_head = FLAGS_i+"/ILSVRC2012_val_"; slog::info << "picture file path : " << picture_file_path_head << slog::endl; std::string picture_num="00000000"; std::string picture_retail=".JPEG"; std::string pic_num_str;

Step9, modify "step 7, Do inference"







slog::info << "Starting inference (" << FLAGS_ni << " iterations)" << slog::endl;

typedef std::chrono::high_resolution_clock Time; typedef std::chrono::duration<double, std::ratio<1, 1000>>> ms; typedef std::chrono::duration<float> fsec;

```
Blob::Ptr frameBlob;
```

int pic_num=1;

cv::Mat frame;

while (true) {

// load picture from files

if (pic_num<=PIC_NUM){

slog::info << "pic_num = "<< pic_num << slog::endl;</pre>





```
pic_num_str = std::to_string(pic_num);
picture_file_path=picture_file_path_head+picture_num.substr(0,8-
pic_num_str.length())+pic_num_str+picture_retail;
slog::info << "pic_path : "<< picture_file_path << slog::endl;
frame = cv::imread(picture_file_path);
cv::resize(frame,frame, cv::Size(600,400), 0, 0, cv::INTER_LINEAR);
pic_num++;
```

```
}else{
pic_num=1;
```

continue;

}

```
/* Resize and copy data from the image to the input blob */
```

```
/** Creating input blob **/
```

```
frameBlob =infer_request.GetBlob(inputInfo.begin()->first);
matU8ToBlob<uint8_t>(frame, frameBlob);
```

```
double total = 0.0;
```

```
/** Start inference & calc performance **/
for (unsigned int iter = 0; iter < FLAGS_ni; ++iter) {
  auto t0 = Time::now();
  infer_request.Infer();
  auto t1 = Time::now();
  fsec fs = t1 - t0;
  ms d = std::chrono::duration_cast<ms>(fs);
  total += d.count();
 }
```

Step10, modify "step 8, Process output"

Add the code as below:



auto output_data = output_blob->buffer().as<PrecisionTrait<Precision::FP32>::value_type*>();





Add the code as below:

std::vector<unsigned> results;

TopResults(FLAGS_nt, *output_blob, results);

std::cout << std::endl << "Top " << FLAGS_nt << " results:" << std::endl << std::endl; bool labelsEnabled = false;

Add the code as below:

labelsEnabled = true;

main.cpp Open 🔻 Æ Save 11 11 ------ 8. Process output slog::info << "Processing output blobs" << slog::endl;</pre> const Blob::Ptr output_blob = infer_request.GetBlob(firstOutputName); auto output_data = output_blob->buffer().as<PrecisionTrait<Precision::FP32>::value_type> (); /** Validating -nt value **/ const size_t resultsCnt = output_blob->size() / batchSize; if (FLAGS_nt > resultsCnt || FLAGS_nt < 1) {
 slog::warn << "-nt " << FLAGS_nt << " is not available for this network (-nt should be</pre> less than " \ << resultsCnt+1 << " and more than 0)\n will be used maximal value : " << resultsCnt;</pre> FLAGS_nt = resultsCnt; } std::vector<unsigned> results; TopResults(FLAGS_nt, *output_blob, results); std::cout << std::endl << "Top " << FLAGS_nt << " results:" << std::endl << std::endl;</pre> bool labelsEnabled = false; /** Read labels from file (e.x. AlexNet.labels) **/ std::string labelFileName = fileNameNoExt(FLAGS_m) + ".labels"; std::vector<std::string> labels; std::ifstream inputFile; inputFile.open(labelFileName, std::ios::in); if (inputFile.is_open()) { std::string strLine; while (std::getline(inputFile, strLine)) { trim(strLine); labels.push_back(strLine); <u>abelsEna</u>bled = **true;** } ClassificationResult classificationResult(output_blob, imageNames, batchSize, FLAGS_nt, labels); classificationResult.print(); Π -----Ln 285, Col 1 🔻 INS C++ ▼ Tab Width: 8 ▼






Delete the following code:

```
*main.cpp
               Open 🔻
                             Æ
           /** Read labels from file (e.x. AlexNet.labels) **/
std::string labelFileName = fileNameNoExt(FLAGS_m) + ".labels";
           std::vector<std::string> labels;
           std::ifstream inputFile;
           inputFile.open(labelFileName, std::ios::in);
           if (inputFile.is_open()) {
                 std::string strLine;
                 while (std::getline(inputFile, strLine)) {
                       trim(strLine);
                       labels.push_back(strLine);
                 labelsEnabled = true;
           }
          ClassificationResult classificationResult(output_blob, imageNames,
batchSize, FLAGS_nt,
           if (std::fabs(total) < std::numeric_limits<double>::epsilon()) {
    throw std::logic_error("total can't be equal to zero");
    std::cout << std::endl << "total inference time: " << total << std::endl;
    std::cout << "Average running time of one iteration: " << total / static_cast<double>
(FLAGS_ni) << " ms" << std::endl;
    std::cout << std::endl << "Throughput: " << 1000 * static_cast<double>(FLAGS_ni) *
batchSize / total << " FPS" << std::endl;
    std::cout << std::endl;</pre>
            /** Show performance results **/
if (FLAGS_pc) {
     catch (const std::exception& error) {
           slog::err << "" << error.what() << slog::endl;</pre>
           return 1;
     3
     catch (...) {
           slog::err << "Unknown/internal exception happened." << slog::endl;</pre>
           return 1;
     }
     slog::info << "Execution successful" << slog::endl;</pre>
                                                                                 C++ 🔻 Tab Width: 8 🔻
                                                                                                                     Ln 306, Col 6 🔻 INS
```

Step11, add picture display code as below.





```
Survey of the second seco
```

/** Print the result iterating over each batch **/

```
for (unsigned int id = 0, cnt = 0; cnt < FLAGS_nt; ++cnt, ++id) {
    std::cout.precision(7);
    /** Getting probability for resulting class **/
    const auto result = output_data[results[id]];
    std::cout << std::left << std::fixed << results[id] << " " << result;
    if (labelsEnabled) {
        std::cout << " label " << labels[results[id]] << std::endl;
    }
    else {
        std::cout << " label #" << results[id] << std::endl;
    }
}
std::cout << std::endl;</pre>
```

```
std::cout << std::endl << "total inference time: " << total << std::endl;
std::cout << std::endl << "Throughput: " << 1000 * static_cast<double>(FLAGS_ni)
* batchSize / total << " FPS" << std::endl;</pre>
```

```
std::cout << std::endl;</pre>
```




```
/** Show performance results **/
           if (FLAGS pc) {
               printPerformanceCounts(infer request, std::cout);
           }
        //----- paint picture ------
        std::ostringstream out;
           out << "Detection time : " << std::fixed << std::setprecision(2) << total
               << " ms ("
               << 1000.f / total << " fps)";
           cv::putText(frame, out.str(), cv::Point2f(0, 30), cv::FONT HERSHEY TRIPLEX,
0.5,
                       cv::Scalar(255, 255, 0));
        out.str("");
        out << "Detection result : " << std::fixed << std::setprecision(2) << " Label: " <<
labels[results[0]] << " "<< output data[results[0]];</pre>
           cv::putText(frame, out.str(), cv::Point2f(0, 60), cv::FONT HERSHEY TRIPLEX,
0.5,
                       cv::Scalar(0, 0, 255));
        //----- picture display ------
        cv::imshow("Detection results", frame);
        const int key = cv::waitKey(1000);
        if (27 == key) // Esc
                 break;
     }
```

Step12, After the modifying, save it as main.cpp.


8. Enter "*cd /root/inference_engine_samples_build/*" to go to the sample build folder.

}






9. Enter "*rm CMakeCache.txt*" to clean the build cache.




 Enter "*cmake -DCMAKE_BUILD_TYPE=Release* \ /*opt/intel/2019_r1/openvino/deployment_tools/inference_engine/samples*" to copy the file to the samples build directory.







11. Enter "*make -j8 my_demo*" to compile the application program, please be patient for the compilation process.








12. Enter "*cd intel64/Release*" to switch to app directory, then enter "ls", under this folder, the corresponding executable file for my_demo is generated, a new application is completed











13. Enter "./my_demo -d "HETERO:FPGA,CPU" -i \

/opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/\ pic_video/openvino_pictures -m \ /opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/demo/ir/\

FP16/squeezenet1.1/squeezenet1.1.xml" to execute the host app.




14. The results are as below:









If you test all of these demos successfully, you will find the result is the same as demo 07_classification_pic_loop.sh.








FAQ

1. **Q**: When executing ./bringup_board.sh command, it reports "Error (213013): Programming hardware cable not detected Error: quartus_pgm SFL failed" as the picture below:



A: Please make sure the USB cable is connected to the UB2 (USB Blaster II) port correctly (the UB2 port is shown in the following picture).

Using the command "lsusb" to double check if the PC detects the hardware or not.





2. **Q:** Which Nets can the OpenVINO Model Optimizer support?

A: Please refer to Intel website:

https://docs.openvinotoolkit.org/latest/_docs_MO_DG_Deep_Learning_Model_Optimizer_DevGu ide.html for the more information.

So far, we have tested GoogleNet V2 and ResNet.

3. **Q:** How to program different aocx file for one FPGA board?

A: Please refer to below command:

aocl program acl0 <terasic_demo path>/bitstreams/<board name>/<aocx name>

User needs to enter the right **terasic_demo path**, **board name** and **aocx name** to the command, for example, we use DE5a-Net-DDR4 board, we provide below aocx files for DE5a-Net-DDR4:

📕 quartus_18.1_pro

- dla_2x2x16x64_fp16_sb10000_i1_actk8_poolk8_owk8_image224x224x4096_clamp8.aocx
- dla_2x3x16x64_fp11_sb10000_i1_actk8_poolk8_normk8_owk8_image224x224x4096.aocx
- dla_2x3x16x64_fp11_sb10000_i1_actk8_poolk8_owk8_image224x224x4096_clamp8.aocx
- dla_2x4x16x64_fp11_sb4096_i1_actk8_poolk8_normk8_owk8.aocx
- dla_8x48_fp16_sb11480_i1_actk4_poolk4_normk2_owk2_image300x300.aocx
- dla_16x16_fp16_sb12768_i1_actk8_poolk8_owk4_image224x224x4096_elu8.aocx
- dla_16x32_fp11_sb12768_i1_actk8_poolk8_owk4_image224x224x4096_elu8.aocx
- dla_16x48_fp11_sb5740_i1_actk4_poolk4_normk2_owk2_image224x224x4096.aocx
- dla_16x48_fp11_sb15000_i1_actk8_poolk8_owk4_image224x224x4096_clamp8.aocx
- 📕 de5a_net_ddr4

Below is the command that we use to program one aocx file:

aocl program *acl0 /opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/*bitstreams/*de5a_net_ddr4/dla_16x48_fp11_sb15000_i1_actk8_poolk8_owk4_image224x224x4096_clamp8.aocx*


4. **Q:** After entering the command "./my_classification_sample -i \setminus

/opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/demo/pic_video/car.png \setminus

-m /opt/intel/2019_r1/openvino/deployment_tools/terasic_demo/\

demo/my_ir/squeezenet1.1.xml -d "HETERO:FPGA,CPU"" to execute the Inference Engine, why does it report the error "Cannot find plugin for device: Default"?






A: Please make sure the syntax of quotation marks in the command is entered correctly

5. **Q:** After entering the command "cmake -DCMAKE_BUILD_TYPE=Release \

/opt/intel/2019_r1/openvino/deployment_tools/inference_engine/samples" to copy the file to the samples build directory, it reports the error as the following picture, why?







Q: There may be syntax errors in the CMakeLists.txt file you have modified. Please double check the syntax (especially the syntax of symbols) in the code you added and correct it. And we also suggest you to double check the syntax in the main.cpp file you modified to prevent errors after entering "make -j8 my_demo" to compile the application program.

Contact Terasic

Users can refer to below contacts for Terasic technical support and products information:

Tel:+886-3-575-0880

Email: support@terasic.com / sales@terasic.com

Site : http://www.terasic.com

Address: 9F., No.176, Sec.2, Gongdao 5th Rd, East Dist, Hsinchu City, 30070. Taiwan

Revision History

Version	Changes Log
V1.0	Initial Version
V2.0	Modified for 2019R1
V2.1	Update figures and operation describe for TDK
	Following this guide to test DE5a-Net-DDR4
V2.2	OpenVINO 2019R1
	Following this guide to test TSP GT Edition
V2.3	OpenVINO 2019R1, and update the figures

Copyright Statement

Copyright © 2019 Terasic Inc. All Rights Reserved.



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Programmable Logic IC Development Tools category:

Click to view products by Terasic Technologies manufacturer:

Other Similar products are found below :

DK-DEV-5SGXEA7N SLG4DVKADV 88980182 DEV-17526 DEV-17514 LCMXO3L-SMA-EVN 471-014 80-001005 iCE40UP5K-MDP-EVN ALTHYDRAC5GX ALTNITROC5GX 471-015 Hinj SnoMakrR10 DK-DEV-1SDX-P-A DK-DEV-1SDX-P-0ES DK-DEV-ISGX-L-A DK-DEV-1SMC-H-A DK-DEV-1SMX-H-0ES DK-DEV-1SMX-H-A DK-DEV-4CGX150N DK-DEV-5CGTD9N DK-DEV-5CSXC6N DK-DEV-5M570ZN DK-MAXII-1270N DK-SI-1SGX-H-A DK-SI-1STX-E-0ES DK-SI-1STX-E-A DK-SI-5SGXEA7N ATF15XX-DK3-U SLG46824V-DIP SLG46826V-DIP 240-114-1 6003-410-017 ICE40UP5K-B-EVN DK-SOC-1SSX-L-D ICE5LP4K-WDEV-EVN L-ASC-BRIDGE-EVN LC4256ZE-B-EVN LCMXO2-7000HE-B-EVN LCMXO3D-9400HC-B-EVN LCMXO3L-6900C-S-EVN LF-81AGG-EVN LFE3-MEZZ-EVN LIF-MD6000-ML-EVN LPTM-ASC-B-EVN M2S-HELLO-FPGA-KIT VIDEO-DC-USXGMII 12GSDIFMCCD SFP+X4FMCCD