# 12-Bit, 200kHz, microPower Sampling ANALOG-TO-DIGITAL CONVERTER 

## FEATURES

- 200kHz Sampling Rate
- microPower:
1.6 mW at 200 kHz
0.54 mW at 75 kHz
0.06 mW at 7.5 kHz
- Power Down: 3 A A max
- Mini-DIP-8, SO-8, and MSOP-8 Packages
- Pseudo-Differential Input
- Serial Interface


## APPLICATIONS

## - Battery-Operated Systems

- Remote Data Acquisition
- Isolated Data Acquisition
- Simultaneous Sampling, Multichannel Systems


## DESCRIPTION

The ADS7822 is a 12-bit sampling analog-to-digital (A/D) converter with ensured specifications over a 2.7 V to 5.25 V supply range. It requires very little power even when operating at the full 200 kHz rate. At lower conversion rates, the high speed of the device enables it to spend most of its time in the power-down mode-the power dissipation is less than $60 \mu \mathrm{~W}$ at 7.5 kHz .
The ADS7822 also features operation from 2.0 V to 5 V , a synchronous serial interface, and a pseudo-differential input. The reference voltage can be set to any level within the range of 50 mV to $\mathrm{V}_{\mathrm{CC}}$.
Ultra low power and small size make the ADS7822 ideal for battery-operated systems. It is also a perfect fit for remote data-acquisition modules, simultaneous multichannel systems, and isolated data acquisition. The ADS7822 is available in a plastic mini-DIP-8, an SO-8, or an MSOP-8 package.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

## SBAS062C-JANUARY 1996-REVISED AUGUST 2007

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ORDERING INFORMATION ${ }^{(1)}$

| PRODUCT | MAXIMUM INTEGRAL LINEARITY ERROR (LSB) | MAXIMUM DIFFERENTIAL LINEARITY ERROR (LSB) | PACKAGELEAD | PACKAGE DESIGNATOR | SPECIFIED TEMPERATURE RANGE | PACKAGE MARKING ${ }^{(2)}$ | ORDERING NUMBER | TRANSPORT MEDIA, QUANTITY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS7822E | $\pm 2$ | $\pm 2$ | MSOP-8 | DGK | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | A22 | ADS7822E/250 | Tape and Reel, |
|  |  |  |  |  |  |  | ADS7822E/2K5 | Tape and Reel, $2500$ |
| ADS7822EB | $\pm 1$ | $\pm 1$ | MSOP-8 | DGK | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | A22 | ADS7822EB/250 | $\begin{aligned} & \text { Tape and Reel, } \\ & 250 \end{aligned}$ |
|  |  |  |  |  |  |  | ADS7822EB/2K5 | Tape and Reel, 2500 |
| ADS7822EC | $\pm 0.75$ | $\pm 0.75$ | MSOP-8 | DGK | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | A22 | ADS7822EC/250 | $\begin{aligned} & \text { Tape and Reel, } \\ & 250 \end{aligned}$ |
|  |  |  |  |  |  |  | ADS7822EC/2K5 | Tape and Reel, 2500 |
| ADS7822P | $\pm 2$ | $\pm 2$ | Plastic DIP-8 | P | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | ADS7822P | ADS7822P | Rails, 50 |
| ADS7822PB | $\pm 1$ | $\pm 1$ | Plastic DIP-8 | P | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | ADS7822PB | ADS7822PB | Rails, 50 |
| ADS7822PC | $\pm 0.75$ | $\pm 0.75$ | Plastic DIP-8 | P | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | ADS7822PC | ADS7822PC | Rails, 50 |
| ADS7822U | $\pm 2$ | $\pm 2$ | SO-8 | D | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | ADS7822U | ADS7822U | Rails, 100 |
|  |  |  |  |  |  |  | ADS7822U/2K5 | $\begin{gathered} \text { Tape and Reel, } \\ 2500 \end{gathered}$ |
| ADS7822UB | $\pm 1$ | $\pm 1$ | SO-8 | D | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | ADS7822UB | ADS7822UB | Rails, 100 |
|  |  |  |  |  |  |  | ADS7822UB/2K5 | $\begin{gathered} \text { Tape and Reel, } \\ 2500 \end{gathered}$ |
| ADS7822UC | $\pm 0.75$ | $\pm 0.75$ | SO-8 | D | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | ADS7822UC | ADS7822UC | Rails, 100 |
|  |  |  |  |  |  |  | ADS7822UC/2K5 | $\begin{gathered} \text { Tape and Reel, } \\ 2500 \end{gathered}$ |

(1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet, or see the TI website at www.ti.com.
(2) Performance grade information is marked on the reel.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

over operating free-air temperature range (unless otherwise noted)

|  | ADS7822 | UNIT |
| :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | +6 | V |
| Analog input | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| Logic input | -0.3 to 6 | V |
| Case temperature | +100 | ${ }^{\circ} \mathrm{C}$ |
| Junction temperature | +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | +125 | ${ }^{\circ} \mathrm{C}$ |
| External reference voltage | +5.5 | V |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS: $+\mathrm{V}_{\mathrm{cc}}=\mathbf{+ 2 . 7} \mathrm{V}$

At $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+2.5 \mathrm{~V}, \mathrm{f}_{\text {SAMPLE }}=75 \mathrm{kHz}$, and $\mathrm{f}_{\text {CLK }}=16 \times \mathrm{f}_{\text {SAMPLE }}$, unless otherwise noted.

| PARAMETER |  | TEST CONDITIONS | ADS7822 |  |  | ADS7822B |  |  | ADS7822C |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ANALOG INPUT |  |  |  |  |  |  |  |  |  |  |  |  |
| Full-scale input span |  |  | + ln - (-In) | 0 |  | $\mathrm{V}_{\text {REF }}$ | 0 |  | $\mathrm{V}_{\text {REF }}$ | 0 |  | $\mathrm{V}_{\text {REF }}$ | V |
| Absolute input range |  | +In - GND | -0.2 |  | $\mathrm{V}_{\mathrm{CC}}+0.2$ | -0.2 |  | $\mathrm{V}_{\text {CC }}+0.2$ | -0.2 |  | $\mathrm{V}_{\text {CC }}+0.2$ | V |
|  |  | -In - GND | -0.2 |  | +1.0 | -0.2 |  | +1.0 | -0.2 |  | +1.0 | V |
| Capacitance |  |  |  | 25 |  |  | 25 |  |  | 25 |  | pF |
| Leakage current |  |  |  | $\pm 1$ |  |  | $\pm 1$ |  |  | $\pm 1$ |  | $\mu \mathrm{A}$ |
| SYSTEM PERFORMANCE |  |  |  |  |  |  |  |  |  |  |  |  |
| Resolution |  |  |  | 12 |  |  | 12 |  |  | 12 |  | Bits |
| No missing codes |  |  | 11 |  |  | 12 |  |  | 11 |  |  | Bits |
| Integral linearity error |  |  | -2 | $\pm 0.5$ | +2 | -1 | $\pm 0.5$ | +1 | -0.75 | $\pm 0.25$ | +0.75 | LSB ${ }^{(1)}$ |
| Differential linearity error |  |  | -2 | $\pm 0.5$ | +2 | -1 | $\pm 0.5$ | +1 | -0.75 | $\pm 0.25$ | +0.75 | LSB |
| Offset error |  |  | -3 |  | +3 | -3 |  | +3 | -1 |  | +1 | LSB |
| Gain error |  |  | -3 |  | +3 | -3 |  | +3 | -1 |  | +1 | LSB |
| Noise |  |  |  | 33 |  |  | 33 |  |  | 33 |  | $\mu \mathrm{Vrms}$ |
| Power-supply rejection |  |  |  | 82 |  |  | 82 |  |  | 82 |  | dB |
| SAMPLING DYNAMICS |  |  |  |  |  |  |  |  |  |  |  |  |
| Conversion time |  |  |  |  | 12 |  |  | 12 |  |  | 12 | Clk Cycles |
| Acquisition time |  |  | 1.5 |  |  | 1.5 |  |  | 1.5 |  |  | Clk Cycles |
| Throughput rate |  |  |  |  | 75 |  |  | 75 |  |  | 75 | kHz |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |  |  |  |  |  |
| Total harmonic distortion |  | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}_{\mathrm{PP}}$ at 1 kHz |  | -82 |  |  | -82 |  |  | -82 |  | dB |
| SINAD |  | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}_{\mathrm{PP}}$ at 1 kHz |  | 71 |  |  | 71 |  |  | 71 |  | dB |
| Spurious-free dynamic range |  | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}_{\text {PP }}$ at 1 kHz |  | 86 |  |  | 86 |  |  | 86 |  | dB |
| REFERENCE OUTPUT |  |  |  |  |  |  |  |  |  |  |  |  |
| Voltage range |  |  | 0.05 |  | $\mathrm{V}_{\text {cc }}$ | 0.05 |  | $\mathrm{V}_{\mathrm{cc}}$ | 0.05 |  | $\mathrm{V}_{\text {c }}$ | V |
| Resistance |  | $\overline{\mathrm{CS}}=\mathrm{GND}, \mathrm{f}_{\text {SAMPLE }}=0 \mathrm{~Hz}$ |  | 5 |  |  | 5 |  |  | 5 |  | $\mathrm{G} \Omega$ |
|  |  | $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{CC}}$ |  | 5 |  |  | 5 |  |  | 5 |  | G $\Omega$ |
| Current drain |  | At code 710h |  | 8 | 40 |  | 8 | 40 |  | 8 | 40 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{f}_{\text {SAMPLE }}=7.5 \mathrm{kHz}$ |  | 0.8 |  |  | 0.8 |  |  | 0.8 |  | $\mu \mathrm{A}$ |
|  |  | $\overline{C S}=\mathrm{V}_{\mathrm{CC}}$ |  | 0.001 | 3 |  | 0.001 | 3 |  | 0.001 | 3 | $\mu \mathrm{A}$ |
| DIGITAL INPUT/OUTPUT |  |  |  |  |  |  |  |  |  |  |  |  |
| Logic family |  |  |  | MOS |  |  | MOS |  |  | CMOS |  |  |
| Logic levels | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{I}_{\mathrm{H}}=+5 \mu \mathrm{~A}$ | 2.0 |  | 5.5 | 2.0 |  | 5.5 | 2.0 |  | 5.5 | V |
|  | $\mathrm{V}_{\text {IL }}$ | $\mathrm{I}_{\mathrm{LL}}=+5 \mu \mathrm{~A}$ | -0.3 |  | 0.8 | -0.3 |  | 0.8 | -0.3 |  | 0.8 | V |
|  | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-250 \mu \mathrm{~A}$ | 2.1 |  |  | 2.1 |  |  | 2.1 |  |  | V |
|  | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{loL}=250 \mu \mathrm{~A}$ |  |  | 0.4 |  |  | 0.4 |  |  | 0.4 | V |
| Data format |  |  | Straight Binary |  |  | Straight Binary |  |  | Straight Binary |  |  |  |
| POWER-SUPPLY REQUIREMENTS |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{cc}}$ |  | Specified performance | 2.7 |  | 3.6 | 2.7 |  | 3.6 | 2.7 |  | 3.6 | V |
|  |  | See Notes ${ }^{(2)}$ and ${ }^{(3)}$ | 2.0 |  | 2.7 | 2.0 |  | 2.7 | 2.0 |  | 2.7 | V |
|  |  | See Note ${ }^{(3)}$ | 2.7 |  | 3.6 | 2.7 |  | 3.6 | 2.7 |  | 3.6 | V |
| Quienscent current |  | $\mathrm{f}_{\text {SAMPLE }}=7.5 \mathrm{kHz}{ }^{(4)(5)}$ |  | 20 |  |  | 20 |  |  | 20 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{f}_{\text {SAMPLE }}=75 \mathrm{kHz}{ }^{(5)}$ |  | 200 | 325 |  | 200 | 325 |  | 200 | 325 | $\mu \mathrm{A}$ |
| Power down |  | $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 3 |  |  | 3 |  |  | 3 | $\mu \mathrm{A}$ |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |  |  |  |  |
| Specified performance |  |  | -40 |  | +85 | -40 |  | +85 | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

(1) LSB means least significant bit. With $\mathrm{V}_{\text {REF }}$ equal to +2.5 V , one LSB is 0.61 mV .
(2) The maximum clock rate of the ADS7822 is less than 1.2 MHz in this power-supply range.
(3) See the Typical Characteristics for more information.
(4) $\mathrm{f}_{\mathrm{CLK}}=1.2 \mathrm{MHz}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{CC}}$ for 145 clock cycles out of every 160.
(5) See the Power Dissipation section for more information regarding lower sample rates.

SBAS062C-JANUARY 1996-REVISED AUGUST 2007

## ELECTRICAL CHARACTERISTICS: $+\mathrm{V}_{\mathrm{cc}}=+5 \mathrm{~V}$

At $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C},+\mathrm{V}_{\text {CC }}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+5 \mathrm{~V}$, $\mathrm{f}_{\text {SAMPLE }}=200 \mathrm{kHz}$, and $\mathrm{f}_{\text {CLK }}=16 \times \mathrm{f}_{\text {SAMPLE }}$, unless otherwise noted.

| PARAMETER | TEST CONDITIONS | ADS7822 |  |  | ADS7822B |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ANALOG INPUT |  |  |  |  |  |  |  |  |
| Full-scale input span | $+\ln -(-\ln )$ | 0 |  | $\mathrm{V}_{\text {REF }}$ | 0 |  | $\mathrm{V}_{\text {ReF }}$ | V |
| Absolute input range | +In - GND | -0.2 |  | $\mathrm{V}_{\text {CC }}+0.2$ | -0.2 |  | $\mathrm{V}_{\mathrm{cc}}+0.2$ | V |
|  | -In - GND | -0.2 |  | +1.0 | -0.2 |  | +1.0 | V |
| Capacitance |  |  | 25 |  |  | 25 |  | pF |
| Leakage current |  |  | $\pm 1$ |  |  | $\pm 1$ |  | $\mu \mathrm{A}$ |
| SYSTEM PERFORMANCE |  |  |  |  |  |  |  |  |
| Resolution |  |  | 12 |  |  | 12 |  | Bits |
| No missing codes |  | 11 |  |  | 12 |  |  | Bits |
| Integral linearity error |  | -2 |  | +2 | -1 |  | +1 | $\mathrm{LSB}^{(1)}$ |
| Differential linearity error |  |  | $\pm 0.8$ |  | -1 | $\pm 0.5$ | +1 | LSB |
| Offset error |  | -3 |  | +3 | -3 |  | +3 | LSB |
| Gain error |  | -4 |  | +4 | -3 |  | +3 | LSB |
| Noise |  |  | 33 |  |  | 33 |  | $\mu \mathrm{Vrms}$ |
| Power-supply rejection |  |  | 70 |  |  | 70 |  | dB |
| SAMPLING DYNAMICS |  |  |  |  |  |  |  |  |
| Conversion time |  |  |  | 12 |  |  | 12 | Clk Cycles |
| Acquisition time |  | 1.5 |  |  | 1.5 |  |  | Clk Cycles |
| Throughput rate |  |  |  | 200 |  |  | 200 | kHz |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Total harmonic distortion | $\mathrm{V}_{1 \mathrm{~N}}=5 \mathrm{~V}_{\mathrm{PP}}$ at 10 kHz |  | -78 |  |  | -78 |  | dB |
| SINAD | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}_{\mathrm{PP}}$ at 10 kHz |  | 71 |  |  | 71 |  | dB |
| Spurious-free dynamic range | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}_{\mathrm{PP}}$ at 10 kHz |  | 79 |  |  | 79 |  | dB |
| REFERENCE OUTPUT |  |  |  |  |  |  |  |  |
| Voltage range |  | 0.05 |  | $\mathrm{V}_{\text {c }}$ | 0.05 |  | $\mathrm{V}_{\mathrm{cc}}$ | V |
| Resistance | $\overline{\mathrm{CS}}=\mathrm{GND}, \mathrm{f}_{\text {SAMPLE }}=0 \mathrm{~Hz}$ |  | 5 |  |  | 5 |  | $\mathrm{G} \Omega$ |
|  | $\overline{\mathrm{CS}}=\mathrm{V}_{\text {CC }}$ |  | 5 |  |  | 5 |  | G $\Omega$ |
| Current drain | At code 710h |  | 40 | 100 |  | 40 | 100 | $\mu \mathrm{A}$ |
|  | $\mathrm{f}_{\text {SAMPLE }}=12.5 \mathrm{kHz}$ |  | 2.5 |  |  | 2.5 |  | $\mu \mathrm{A}$ |
|  | $\overline{C S}=V_{c c}$ |  | 0.001 | 3 |  | 0.001 | 3 | $\mu \mathrm{A}$ |
| DIGITAL INPUT/OUTPUT |  |  |  |  |  |  |  |  |
| Logic family |  |  | MOS |  |  | MOS |  |  |
| Logic levels | $\mathrm{I}_{\mathrm{H}}=+5 \mu \mathrm{~A}$ | 3.0 |  | 5.5 | 3.0 |  | 5.5 | V |
|  | $\mathrm{I}_{1 \mathrm{~L}}=+5 \mu \mathrm{~A}$ | -0.3 |  | 0.8 | -0.3 |  | 0.8 | V |
|  | $\mathrm{I}_{\mathrm{OH}}=-250 \mu \mathrm{~A}$ | 3.5 |  |  | 3.5 |  |  | V |
|  | $\mathrm{I}_{\mathrm{OL}}=250 \mu \mathrm{~A}$ |  |  | 0.4 |  |  | 0.4 | V |
| Data format |  | Straight Binary |  |  | Straight Binary |  |  |  |
| POWER-SUPPLY REQUIREMENTS |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {cc }}$ | Specified performance | 4.75 |  | 5.25 | 4.75 |  | 5.25 | V |
| Quienscent current | $\mathrm{f}_{\text {SAMPLE }}=200 \mathrm{kHz}$ |  | 320 | 550 |  | 320 | 550 | $\mu \mathrm{A}$ |
| Power down | $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{Cc}}$ |  |  | 3 |  |  | 3 | $\mu \mathrm{A}$ |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |
| Specified performance |  | -40 |  | +85 | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

(1) LSB means least significant bit. With $\mathrm{V}_{\text {REF }}$ equal to +5 V , one LSB is 1.22 mV .

## PIN CONFIGURATION

D, DGK, OR P PACKAGE
SO, MSOP, or DIP
(TOP VIEW)


PIN ASSIGNMENTS

| PIN |  | DESCRIPTION |
| :---: | :---: | :---: |
| NAME | NO. |  |
| $\mathrm{V}_{\text {REF }}$ | 1 | Reference input |
| + In | 2 | Noninverting input |
| -In | 3 | Inverting input. Connect to ground or to remote ground sense point. |
| GND | 4 | Ground |
| $\overline{\text { CS/SHDN }}$ | 5 | Chip select when low; Shutdown mode when high. |
| $\mathrm{D}_{\text {OUT }}$ | 6 | The serial output data word is comprised of 12 bits of data. In operation, the data are valid on the falling edge of DCLOCK. The second clock pulse after the falling edge of $\overline{C S}$ enables the serial output. After one null bit, the data are valid for the next edges. |
| DCLOCK | 7 | Data clock synchronizes the serial data transfer and determines conversion speed. |
| $+\mathrm{V}_{\text {CC }}$ | 8 | Power supply |



## TYPICAL CHARACTERISTICS

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+2.5 \mathrm{~V}, \mathrm{f}_{\text {SAMPLE }}=75 \mathrm{kHz}, \mathrm{f}_{\mathrm{CLK}}=16 \times \mathrm{f}_{\text {SAMPLE }}$, unless otherwise specified.


Figure 1.


Figure 3.


Figure 5.


Figure 2.


Figure 4.


Figure 6.

## TYPICAL CHARACTERISTICS (continued)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+2.5 \mathrm{~V}, \mathrm{f}_{\text {SAMPLE }}=75 \mathrm{kHz}, \mathrm{f}_{\mathrm{CLK}}=16 \times \mathrm{f}_{\text {SAMPLE }}$, unless otherwise specified.


Figure 7.
CHANGE IN GAIN vs REFERENCE VOLTAGE


Figure 9.


Figure 11.


Figure 8.


Figure 10.


Figure 12.

| Te. | TEXAS |
| :---: | :---: |
| INSTRUMENTS |  |
| SBAS062C-JANUARY 1996-REVISED AUGUST 2007 | www.ti.com |

## TYPICAL CHARACTERISTICS (continued)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+2.5 \mathrm{~V}, \mathrm{f}_{\mathrm{SAMPLE}}=75 \mathrm{kHz}, \mathrm{f}_{\mathrm{CLK}}=16 \times \mathrm{f}_{\text {SAMPLE }}$, unless otherwise specified.


Figure 13.
SIGNAL-TO-(NOISE+DISTORTION) vs FREQUENCY


Figure 15.


Figure 17.

TOTAL HARMONIC DISTORTION vs FREQUENCY


Figure 14.
SIGNAL-TO-(NOISE+DISTORTION) vs INPUT LEVEL


Figure 16.


Figure 18.

## TYPICAL CHARACTERISTICS (continued)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+2.5 \mathrm{~V}, \mathrm{f}_{\mathrm{SAMPLE}}=75 \mathrm{kHz}, \mathrm{f}_{\mathrm{CLK}}=16 \times \mathrm{f}_{\text {SAMPLE }}$, unless otherwise specified.


Figure 19.


Figure 20.

| Ein TEXAS |
| :---: |
| INSTRUMENTS |
| WBw.ti.com |

## THEORY OF OPERATION

The ADS7822 is a classic successive approximation register (SAR) A/D converter. The architecture is based on capacitive redistribution that inherently includes a sample/hold function. The converter is fabricated on a $0.6 \mu$ CMOS process. The architecture and process allow the ADS7822 to acquire and convert an analog signal at up to 200,000 conversions per second while consuming very little power.
The ADS7822 requires an external reference, an external clock, and a single power source ( $\mathrm{V}_{\mathrm{CC}}$ ). The external reference can be any voltage between 50 mV and $\mathrm{V}_{\mathrm{cc}}$. The value of the reference voltage directly sets the range of the analog input. The reference input current depends on the conversion rate of the ADS7822.

The external clock can vary between $10 \mathrm{kHz}(625 \mathrm{~Hz}$ throughput) and 3.2 MHz ( 200 kHz throughput). The duty cycle of the clock is essentially unimportant as long as the minimum high and low times are at least 400 ns for a supply range between 2.7 V to 3.6 V , or 125 ns for a supply range between 4.75 V to 5.25 V . The minimum clock frequency is set by the leakage on the capacitors internal to the ADS7822.
The analog input is provided to two input pins: +In and -In. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.
The digital result of the conversion is clocked out by the DCLOCK input and is provided serially, most significant bit first, on the $\mathrm{D}_{\text {out }}$ pin. The digital data that is provided on the $\mathrm{D}_{\text {оut }}$ pin is for the conversion currently in progress-there is no pipeline delay. It is possible to continue to clock the ADS7822 after the conversion is complete and to obtain the serial data least significant bit first. See the Digital Interface section for more information.

## ANALOG INPUT

The + In and $-\ln$ input pins allow for a pseudo-differential input signal. Unlike some converters of this type, the -In input is not resampled later in the conversion cycle. When the converter goes into the hold mode, the voltage difference between $+\ln$ and $-\ln$ is captured on the internal capacitor array.

The range of the -ln input is limited to -0.2 V to +1 V . Because of this, the differential input can be used to reject only small signals that are common to both inputs. Thus, the -In input is best used to sense a remote signal ground that may move slightly with respect to the local ground potential.
The input current on the analog inputs depends on a number of factors: sample rate, input voltage, source impedance, and power-down mode. Essentially, the current into the ADS7822 charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance (25pF) to a 12 -bit settling level within 1.5 clock cycles. When the converter goes into the hold mode or while it is in the power-down mode, the input impedance is greater than $1 \mathrm{G} \Omega$.
Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, the -In input should not drop below GND 200 mV or exceed GND + 1V. The +In input should always remain within the range of GND -200 mV to $\mathrm{V}_{\mathrm{CC}}+200 \mathrm{mV}$. Outside of these ranges, the converter linearity may not meet specifications.

## REFERENCE INPUT

The external reference sets the analog input range. The ADS7822 operates with a reference in the range of 50 mV to $V_{\text {cc }}$. There are several important implications of this.
As the reference voltage is reduced, the analog voltage weight of each digital output code is reduced. This is often referred to as the LSB (least significant bit) size and is equal to the reference voltage divided by 4096. This means that any offset or gain error inherent in the A/D converter will appear to increase, in terms of LSB size, as the reference voltage is reduced.

The noise inherent in the converter will also appear to increase with lower LSB size. With a 2.5 V reference, the internal noise of the converter typically contributes only 0.32 LSB peak-to-peak of potential error to the output code. When the external reference is 50 mV , the potential error contribution from the internal noise will be 50 times larger- 16 LSBs. The errors due to the internal noise are gaussian in nature and can be reduced by averaging consecutive conversion results.
For more information regarding noise, consult the typical characteristic curves Effective Number of Bits vs Reference Voltage and Peak-to-Peak Noise vs Reference Voltage. Note that the effective number of bits (ENOB) figure is calculated based on the converter signal-to-(noise + distortion) ratio with a $1 \mathrm{kHz}, 0 \mathrm{~dB}$ input signal. SINAD is related to ENOB as follows:

SINAD $=6.02 \cdot \mathrm{ENOB}+1.76$
With lower reference voltages, extra care should be taken to provide a clean layout including adequate bypassing, a clean power supply, a low-noise reference, and a low-noise input signal. Because the LSB size is lower, the converter will also be more sensitive to external sources of error such as nearby digital signals and electromagnetic interference.

## DIGITAL INTERFACE

## Signal Levels

The digital inputs of the ADS7822 can accommodate logic levels up to 6 V regardless of the value of $\mathrm{V}_{\mathrm{CC}}$. Thus, the ADS7822 can be powered at 3 V and still accept inputs from logic powered at 5 V .
The CMOS digital output ( $\mathrm{D}_{\text {Out }}$ ) will swing OV to $\mathrm{V}_{\mathrm{CC}}$. If $\mathrm{V}_{\mathrm{CC}}$ is 3 V and this output is connected to a 5 V CMOS logic input, then that IC may require more supply current than normal and may have a slightly longer propagation delay.

## Serial Interface

The ADS7822 communicates with microprocessors and other digital systems via a synchronous 3 -wire serial interface, as shown in Figure 22 and Table 1. The DCLOCK signal synchronizes the data transfer with each bit being transmitted on the falling edge of DCLOCK. Most receiving systems will capture the bitstream on the rising edge of DCLOCK. However, if the minimum hold time for $\mathrm{D}_{\text {out }}$ is acceptable, the system can use the falling edge of DCLOCK to capture each bit.


Figure 22. Basic Timing Diagrams

| Tis | TEXAS |
| ---: | ---: |
| INSTRUMENTS |  |
| SBAS062C-JANUARY 1996-REVISED AUGUST 2007 | www.ti.com |

Table 1. Timing Specifications ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| SYMBOL | DESCRIPTION | $\mathrm{V}_{\mathrm{cc}}=2.7 \mathrm{~V}$ |  |  | $\mathrm{V}_{\mathrm{Cc}}=5 \mathrm{~V}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{t}_{\text {SMPL }}$ | Analog input sample time | 1.5 |  | 2.0 | 1.5 |  | 2.0 | Clk Cycles |
| $\mathrm{t}_{\text {CONV }}$ | Conversion time |  | 12 |  |  | 12 |  | Clk Cycles |
| $\mathrm{t}_{\mathrm{CYC}}$ | Cycle time | 16 |  |  | 16 |  |  | Clk Cycles |
| $\mathrm{t}_{\text {CSD }}$ | CS falling to DCLOCK low |  |  | 0 |  |  | 0 | ns |
| $\mathrm{t}_{\text {sucs }}$ | CS falling to DCLOCK rising | 0.03 |  | 1000 | 0.03 |  | 1000 | $\mu \mathrm{s}$ |
| thDo | DCLOCK falling to current $\mathrm{D}_{\text {Out }}$ not valid | 15 |  |  | 15 |  |  | ns |
| $\mathrm{t}_{\mathrm{dDO}}$ | DCLOCK falling to next $\mathrm{D}_{\text {Out }}$ valid |  | 130 | 200 |  | 85 | 150 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{C S}$ rising to $\mathrm{D}_{\text {Out }}$ tri-state |  | 40 | 80 |  | 25 | 50 | ns |
| $\mathrm{t}_{\text {en }}$ | DCLOCK falling to $\mathrm{D}_{\text {OUT }}$ enabled |  | 75 | 175 |  | 50 | 100 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Dout fall time |  | 90 | 200 |  | 70 | 100 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | $\mathrm{D}_{\text {OUt }}$ rise time |  | 110 | 200 |  | 60 | 100 | ns |



Load Circuit for $t_{d D O}, t_{r}$, and $t_{f}$


Voltage Waveforms for $\mathrm{D}_{\mathrm{OUT}}$ Delay Times, $\mathrm{t}_{\mathrm{dDO}}$


Voltage Waveforms for $t_{\text {en }}$

NOTES: (1) Waveform 1 is for an output with internal conditions such that the output is HIGH unless disabled by the output control.
(2) Waveform 2 is for an output with internal conditions such that the output is LOW unless disabled by the output control.

Figure 23. Timing Diagrams and Test Circuits for the Parameters in Table 1

A falling $\overline{\mathrm{CS}}$ signal initiates the conversion and data transfer. The first 1.5 to 2.0 clock periods of the conversion cycle are used to sample the input signal. After the second falling DCLOCK edge, Dout is enabled and outputs a low value for one clock period. For the next 12 DCLOCK periods, Dout outputs the conversion result, most significant bit first.
After the least significant bit (BO) has been output, subsequent clocks repeat the output data, but in a least significant bit first format. After the most significant bit (B11) has been repeated, DOUT will tri-state. Subsequent clocks have no effect on the converter. A new conversion is initiated only when $\overline{\mathrm{CS}}$ is taken high and returned low.

## Data Format

The output data from the ADS7822 is in straight binary format, as shown in Table 2. This table represents the ideal output code for the given input voltage and does not include the effects of offset, gain error, or noise.

Table 2. Ideal Input Voltages and Output Codes

| DESCRIPTION | ANALOG VALUE | DIGITAL OUTPUT <br> STRAIGHT BINARY |  |
| :--- | :---: | :---: | :---: |
| Full-Scale range | $\mathrm{V}_{\text {REF }}$ |  |  |
| Least significant <br> bit (LSB) | $\mathrm{V}_{\text {REF }} / 4096$ | BINARY CODE | HEX CODE |
| Full-Scale | $\mathrm{V}_{\text {REF }}-1$ LSB |  | FFF |
| Midscale | $\mathrm{V}_{\text {REF }} / 2$ | 100000000000 | 800 |
| Midscale -1 LSB | $\mathrm{V}_{\text {REF }} / 2-1 \mathrm{LSB}$ | 01111111111 | 7FF |
| Zero | 0 V | 000000000000 | 000 |

## POWER DISSIPATION

The architecture of the converter, the semiconductor fabrication process, and a careful design allow the ADS7822 to convert at up to a 75 kHz rate while requiring very little power. Still, for the absolute lowest power dissipation, there are several things to keep in mind.
The power dissipation of the ADS7822 scales directly with conversion rate. So, the first step to achieving the lowest power dissipation is to find the lowest conversion rate that will satisfy the requirements of the system.
In addition, the ADS7822 goes into power-down mode under two conditions: when the conversion is complete and whenever $\overline{\mathrm{CS}}$ is high (see Figure 22). Ideally, each conversion should occur as quickly as possible; preferably, at a 1.2 MHz clock rate. This way, the converter spends the longest possible time in the power-down mode. This is very important since the converter not only uses power on each DCLOCK
transition (as is typical for digital CMOS components), but also uses some current for the analog circuitry, such as the comparator. The analog section dissipates power continuously, until the power-down mode is entered.

Figure 24 shows the current consumption of the ADS7822 versus sample rate. For this graph, the converter is clocked at 1.2 MHz regardless of the sample rate- $\overline{\mathrm{CS}}$ is high for the remaining sample period. Figure 25 also shows current consumption versus sample rate. However, in this case, the DCLOCK period is $1 / 16$ th of the sample period- $\overline{\mathrm{CS}}$ is high for one DCLOCK cycle out of every 16.


Figure 24. Maintaining $\mathrm{f}_{\mathrm{CLK}}$ at the Highest Possible Rate Allows the Supply Current to Drop Linearly with the Sample Rate


Figure 25. Scaling $\mathrm{f}_{\mathrm{CLK}}$ Reduces the Supply Current Only Slightly with the Sample Rate

There is an important distinction between the power-down mode that is entered after a conversion is complete and the full power-down mode that is enabled when $\overline{\mathrm{CS}}$ is high. While both shutdown the analog section, the digital section is completely shutdown only when $\overline{\mathrm{CS}}$ is high. Thus, if $\overline{\mathrm{CS}}$ is left low at the end of a conversion and the converter is continually clocked, the power consumption will not be as low as when $\overline{\mathrm{CS}}$ is high; see Figure 26 for more information.


Figure 26. Shutdown Current with CS High is Typically 50 nA , Regardless of the Clock. Shutdown Current with CS Low varies with Sample Rate.

Power dissipation can also be reduced by lowering the power-supply voltage and the reference voltage. The ADS7822 operates over a $\mathrm{V}_{\mathrm{CC}}$ range of 2.0 V to 5.25 V . It will run up to a 200 kHz throughput rate over a supply range of 4.75 V to 5.25 V ; therefore, it can be clocked at up to 3.2 MHz . However, at voltages below 2.7 V , the converter does not run at a 75 kHz sample rate. See the Typical Characteristic curves for more information regarding power-supply voltage and maximum sample rate.

## Short Cycling

Another way of saving power is to use the $\overline{C S}$ signal to short-cycle the conversion. Because the ADS7822 places the latest data bit on the $\mathrm{D}_{\text {out }}$ line as it is generated, the converter can easily be short-cycled. This term means that the conversion can be terminated at any time. For example, if only eight bits of the conversion result are needed, then the conversion can be terminated (by pulling $\overline{\mathrm{CS}}$ high) after the eighth bit has been clocked out.
This technique can be used to lower the power dissipation (or to increase the conversion rate) in those applications where an analog signal is being monitored until some condition becomes true. For example, if the signal is outside a predetermined range, the full 12 -bit conversion result may not be needed. If so, the conversion can be terminated after the first $n$-bits, where $n$ might be as low as 3 or 4 . This results in lower power dissipation in both the converter and the rest of the system, because they spend more time in the power-down mode.
www.ti.com

## LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS7822 circuitry. This is particularly true if the reference voltage is low and/or the conversion rate is high. At a 75 kHz conversion rate, the ADS7822 makes a bit decision every 830ns. If the supply range is limited to 4.75 V to 5.25 V , then up to a 200 kHz conversion rate can be used, which reduces the bit decision time to 312 ns . That is, for each subsequent bit decision, the digital output must be updated with the results of the last bit decision, the capacitor array appropriately switched and charged, and the input to the comparator settled to a 12-bit level all within one clock cycle.
The basic SAR architecture is sensitive to spikes on the power supply, reference, and ground connections that occur just prior to latching the comparator output. Thus, during any single conversion for an $n$-bit SAR converter, there are $n$ windows in which large external transient voltages can easily affect the conversion result. Such spikes might originate from switching power supplies, digital logic, and high-power devices, to name a few. This particular source of error can be very difficult to track down if the glitch is almost synchronous to the converter DCLOCK signal because the phase difference between the two changes with time and temperature, causing sporadic misoperation.
With this in mind, power to the ADS7822 should be clean and well-bypassed. A $0.1 \mu \mathrm{~F}$ ceramic bypass capacitor should be placed as close to the ADS7822 package as possible. In addition, a $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ capacitor and a $5 \Omega$ or $10 \Omega$ series resistor can be used to lowpass filter a noisy supply.

The reference should be similarly bypassed with a $0.1 \mu \mathrm{~F}$ capacitor. Again, a series resistor and large capacitor can be used to lowpass filter the reference voltage. If the reference voltage originates from an op amp, be careful that the op amp can drive the bypass capacitor without oscillation (the series resistor can help in this case). Keep in mind that while the ADS7822 draws very little current from the reference on average, there are still instantaneous current demands placed on the external reference circuitry.

Also, keep in mind that the ADS7822 offers no inherent rejection of noise or voltage variation in regards to the reference input. This is of particular concern when the reference input is tied to the power supply. Any noise and ripple from the supply will appear directly in the digital results. While high-frequency noise can be filtered out as described in the previous paragraph, voltage variation due to the line frequency $(50 \mathrm{~Hz}$ or 60 Hz$)$, can be difficult to remove.

The GND pin on the ADS7822 should be placed on a clean ground point. In many cases, this will be the analog ground. Avoid connecting the GND pin too close to the grounding point for a microprocessor, microcontroller, or digital signal processor. If needed, run a ground trace directly from the converter to the power-supply connection point. The ideal layout will include an analog ground plane for the converter and associated analog circuitry.

## APPLICATION CIRCUITS

Figure 27 and Figure 28 show some typical application circuits for the ADS7822. Figure 27 uses an ADS7822 and a multiplexer to provide for a flexible data acquisition circuit. A resistor string provides for various voltages at the multiplexer input. The selected voltage is buffered and driven into $\mathrm{V}_{\text {REF }}$. As shown in Figure 27, the input range of the ADS7822 is programmable to $100 \mathrm{mV}, 200 \mathrm{mV}$, 300 mV , or 400 mV . The 100 mV range would be useful for sensors such as the thermocouple shown.
Figure 28 shows a basic data acquisition system. The ADS7822 input range is 0 V to $\mathrm{V}_{\mathrm{CC}}$, as the reference input is connected directly to the power supply. The $5 \Omega$ resistor and $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ capacitor filter the microcontroller noise on the supply, as well as any high-frequency noise from the supply itself. The exact values should be picked such that the filter provides adequate rejection of the noise.


Figure 27. Thermocouple Application Using a Mux to Scale the Input Range of the ADS7822


Figure 28. Basic Data Acquisition System
www.ti.com

## Revision History

Changes from Revision B (May 2006) to Revision C Page

- Added - GND to absolute input range test conditions ..... 3
- Added - GND to absolute input range test conditions ..... 3
- Changed $\mathrm{V}_{\mathrm{CC}}$ min from 3.6 V to 2.7 V ..... 3
- Changed $\mathrm{V}_{\mathrm{CC}}$ max from 5.25 V to 3.6 V ..... 3
- Changed $\mathrm{V}_{\mathrm{CC}}$ min from 3.6 V to 2.7 V ..... 3
- Changed $\mathrm{V}_{\mathrm{CC}}$ max from 5.25 V to 3.6 V ..... 3
- Changed $\mathrm{V}_{\mathrm{CC}}$ min from 3.6 V to 2.7 V ..... 3
- Changed $\mathrm{V}_{\mathrm{CC}}$ max from 5.25 V to 3.6 V ..... 3
- Added - GND to absolute input range test conditions ..... 4
- Added - GND to absolute input range test conditions ..... 4


## PACKAGE OPTION ADDENDUM

www.ti.com
15-Apr-2017

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS7822E/250 | ACTIVE | VSSOP | DGK | 8 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 85 | A22 | Samples |
| ADS7822E/250G4 | ACTIVE | VSSOP | DGK | 8 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 85 | A22 | Samples |
| ADS7822E/2K5 | ACTIVE | VSSOP | DGK | 8 | 2500 | Green (RoHS \& no Sb/Br) | CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 85 | A22 | Samples |
| ADS7822E/2K5G4 | ACTIVE | VSSOP | DGK | 8 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 85 | A22 | Samples |
| ADS7822EB/250 | ACTIVE | VSSOP | DGK | 8 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 85 | A22 | Samples |
| ADS7822EB/250G4 | ACTIVE | VSSOP | DGK | 8 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 85 | A22 | Samples |
| ADS7822EB/2K5 | ACTIVE | VSSOP | DGK | 8 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 85 | A22 | Samples |
| ADS7822EB/2K5G4 | ACTIVE | VSSOP | DGK | 8 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 85 | A22 | Samples |
| ADS7822EC/250 | ACTIVE | VSSOP | DGK | 8 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 85 | A22 | Samples |
| ADS7822EC/250G4 | ACTIVE | VSSOP | DGK | 8 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 85 | A22 | Samples |
| ADS7822EC/2K5 | ACTIVE | VSSOP | DGK | 8 | 2500 | Green (RoHS \& no Sb/Br) | CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 85 | A22 | Samples |
| ADS7822EC/2K5G4 | ACTIVE | VSSOP | DGK | 8 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 85 | A22 | Samples |
| ADS7822P | OBSOLETE | PDIP | P | 8 |  | TBD | Call TI | Call TI | -40 to 85 | ADS7822P |  |
| ADS7822PB | OBSOLETE | PDIP | P | 8 |  | TBD | Call TI | Call TI | -40 to 85 | ADS7822P B |  |
| ADS7822PBG4 | OBSOLETE | PDIP | P | 8 |  | TBD | Call TI | Call TI | -40 to 85 | $\begin{aligned} & \text { ADS7822P } \\ & \text { B } \end{aligned}$ |  |
| ADS7822PC | OBSOLETE | PDIP | P | 8 |  | TBD | Call TI | Call TI | -40 to 85 | $\begin{aligned} & \text { ADS7822P } \\ & \text { C } \end{aligned}$ |  |
| ADS7822PG4 | OBSOLETE | PDIP | P | 8 |  | TBD | Call TI | Call TI | -40 to 85 | ADS7822P |  |
| ADS7822U | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ADS <br> 7822U | Samples |

PACKAGE OPTION ADDENDUM

15-Apr-2017

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS7822U/2K5 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | $\begin{aligned} & \text { ADS } \\ & 7822 U \end{aligned}$ | Samples |
| ADS7822U/2K5G4 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | $\begin{aligned} & \hline \text { ADS } \\ & 7822 U \end{aligned}$ | Samples |
| ADS7822UB | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ADS 7822U B | Samples |
| ADS7822UB/2K5 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ADS $7822 U$ B | Samples |
| ADS7822UB/2K5G4 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ADS $7822 U$ $\mathrm{B}$ | Samples |
| ADS7822UBG4 | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ADS 7822U B | Samples |
| ADS7822UC | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ADS 7822U C | Samples |
| ADS7822UC/2K5 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ADS <br> 7822U <br> C | Samples |
| ADS7822UCG4 | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ADS <br> $7822 U$ <br> C | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details
TBD: The Pb-Free/Green conversion plan has not been defined
Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb -Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## OTHER QUALIFIED VERSIONS OF ADS7822 :

- Automotive: ADS7822-Q1

NOTE: Qualified Version Definitions:

- Automotive-Q100 devices qualified for high-reliability automotive applications targeting zero defects


## TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> (iameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS7822E/250 | VSSOP | DGK | 8 | 250 | 180.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| ADS7822E/2K5 | VSSOP | DGK | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| ADS7822EB/250 | VSSOP | DGK | 8 | 250 | 180.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| ADS7822EB/2K5 | VSSOP | DGK | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| ADS7822EC/250 | VSSOP | DGK | 8 | 250 | 180.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| ADS7822EC/2K5 | VSSOP | DGK | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| ADS7822U/2K5 | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| ADS7822UB/2K5 | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| ADS7822UC/2K5 | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS7822E/250 | VSSOP | DGK | 8 | 250 | 210.0 | 185.0 | 35.0 |
| ADS7822E/2K5 | VSSOP | DGK | 8 | 2500 | 367.0 | 367.0 | 38.0 |
| ADS7822EB/250 | VSSOP | DGK | 8 | 250 | 210.0 | 185.0 | 35.0 |
| ADS7822EB/2K5 | VSSOP | DGK | 8 | 2500 | 367.0 | 367.0 | 38.0 |
| ADS7822EC/250 | VSSOP | DGK | 8 | 250 | 210.0 | 185.0 | 35.0 |
| ADS7822EC/2K5 | VSSOP | DGK | 8 | 2500 | 367.0 | 367.0 | 38.0 |
| ADS7822U/2K5 | SOIC | D | 8 | 2500 | 367.0 | 367.0 | 35.0 |
| ADS7822UB/2K5 | SOIC | D | 8 | 2500 | 367.0 | 367.0 | 35.0 |
| ADS7822UC/2K5 | SOIC | D | 8 | 2500 | 367.0 | 367.0 | 35.0 |

D (R-PDSO-G8)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shal not exceed $0.006(0,15)$ each side.
D. Body width does not include interlead flash. Interlead flash shall not exceed $0.017(0,43)$ each side
E. Reference JEDEC MS-012 variation AA.

D (R-PDSO-G8)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
$P(R-P D I P-T 8)$
PLASTIC DUAL-IN-LINE PACKAGE


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-001 variation BA.


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.

C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
E. Falls within JEDEC MO-187 variation AA, except interlead flash.

## DGK (S-PDSO-G8)

## PLAStic SmALL OUTLINE PACKAGE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

Tl's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.
Tl's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate Tl products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.
Tl's provision of TI Resources does not expand or otherwise alter Tl's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such Tl Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .
TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify Tl and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Analog to Digital Converters - ADC category:
Click to view products by Texas Instruments manufacturer:
Other Similar products are found below :
MCP37211-200I/TE MCP33141-05T-E/MS NCD98010XMXTAG ADS8322Y/2K LTC2157IUP-14\#PBF AD9235BCPZRL7-40
HT7316ARQZ ADS1100A3IDBVR HI1175JCB HI3-574AJN-5 HI5714/4CB HI5746KCA HI5766KCAZ HI5766KCBZ ISOSD61TR
ES7201 KY5530 TC7109ACKW MCP3422A0-E/MS MCP3426A2-E/MC MCP3427-E/MF TLC0820ACN TLC2543IN NCD9830DBR2G ADS5231IPAG ADS7042IDCUR ADS7807U ADS7891IPFBT ADS7951QDBTRQ1 ADS7958QDBTRQ1 ADS8328IBPW ADS8339IDGSR AMC1204BDWR ADS7959QDBTRQ1 ADS7955QDBTRQ1 ADS7883SDBVT ADS1220IPWR ADS1100A0IDBVRG4 MCP3426A0-E/MS ADCS7477AIMFX/NOPB MCP3423-E/UN MCP3422A0-E/MC MAX187BCWE+ TLV1570CDW TLC3574IDWR
TLC0838CDWR AD7685ARMZRL7 ADC08060CIMTX/NOPB ADC101S021CIMFX/NOPB ADC12130CIWM/NOPB

