

Data sheet acquired from Harris Semiconductor SCHS022D – Revised September 2003

# **CD4011UB Types**

# **CMOS Quad 2-Input NAND Gate**


High-Voltage Types (20-Volt Rating)

■ CD4011UB quad 2-input NAND gate provides the system designer with direct implementation of the NAND function and supplements the existing family of CMOS gates.


The CD4011UB types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

#### Features:

- Propagation delay time = 30 ns (typ). at C<sub>L</sub> = 50 pF, V<sub>DD</sub> = 10 V
- Standardized symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package temperature range;
   100 nA at 18 V and 25°C
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



#### **TERMINAL ASSIGNMENT**



#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)

Voltages referenced to VSS Terminal) -0.5V to +20V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5V to VDD +0.5V

DC INPUT CURRENT, ANY ONE INPUT ±10mA

POWER DISSIPATION PER PACKAGE (PD):

For TA = -55°C to +125°C 500mW

For TA = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100mW

OPERATING-TEMPERATURE RANGE (Ta) -55°C to +125°C

STORAGE TEMPERATURE (Tatg) -65°C to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max +265°C

# RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

| CHARACTERISTIC  | MIN. | MAX. | UNITS |
|---|------|------|-------|
| Supply Voltage Range (For TA= Full Package Temperature Range) | 3    | 18   | V     |




Fig. 1 - Schematic diagram for type CD4011UB.

## CD4011UB Types

#### STATIC ELECTRICAL CHARACTERISTICS

| CHARACTER-           | CONE     | IS   | LIMITS AT INDICATED TEMPERATURES (°C) |       |            |       |       |       |                   |      |       |
|----------------------|----------|------|---------------------------------------|-------|------------|-------|-------|-------|-------------------|------|-------|
| ISTIC                | Vo       | VIN  | $V_{DD}$                              |       |            |       |       |       | +25               |      | UNITS |
|                      | (v)      | (V)  | (8)                                   | -55   | <b>-40</b> | +85   | +125  | Min.  | Тур.              | Max. |       |
| Quiescent Device     |          | 0,5  | 5                                     | 0.25  | 0.25       | 7.5   | 7.5   | -     | 0.01              | 0.25 |       |
| Current,             |          | 0,10 | 10                                    | 0.5   | 0.5        | 15    | 15    | -     | 0.01              | 0.5  | ا     |
| IDD Max.             | -        | 0,15 | 15                                    | 1     | 1          | 30    | 30    | -     | 0.01              | 1    | μΑ    |
|                      | +        | 0,20 | 20                                    | 5     | 5          | 150   | 150   | _     | 0.02              | 5    | 1     |
| Output Low           | 0.4      | 0,5  | 5                                     | 0.64  | 0.61       | 0.42  | 0.36  | 0.51  | 1                 | -    |       |
| (Sink) Current       | 0.5      | 0,10 | 10                                    | 1.6   | 1.5        | 1.1   | 0.9   | 1.3   | 2.6               | -    |       |
| IOL Min.             | 1.5      | 0,15 | 15                                    | 4.2   | 4          | 2.8   | 2.4   | 3,4   | 6.8               |      |       |
| Output High          | 4.6      | 0,5  | 5                                     | -0.64 | -0.61      | -0.42 | -0.36 | -0.51 | -1                | -    | mA    |
| (Source)             | 2.5      | 0,5  | 5                                     | -2    | -1.8       | -1.3  | -1.15 | -1.6  | -3.2              | -    |       |
| Current,<br>IOH Min. | 9.5      | 0,10 | 10                                    | -1.6  | -1.5       | -1.1  | -0.9  | -1.3  | -2.6              | _    |       |
| TOH WITH             | 13.5     | 0,15 | 15                                    | -4.2  | -4         | -2.8  | -2.4  | -3.4  | -6.8              |      | l     |
| Output Voltage:      | -        | 0,5  | 5                                     |       | 0          | .05   |       | _     | 0                 | 0.05 |       |
| Low-Level, VOL Max.  |          | 0,10 | 10                                    |       | 0          | .05   |       | -     | 0                 | 0.05 | v     |
| VOL max.             |          | 0,15 | 15                                    |       | 0          | .05   |       | -     | 0                 | 0.05 |       |
| Output Voltage:      | -        | 0,5  | 5                                     |       | 4          | .95   |       | 4.95  | 5                 |      |       |
| High-Level,          | _        | 0,10 | 10                                    |       | 9          | .95   |       | 9.95  | 10                | -    |       |
| VOH Min.             | -        | 0,15 | 15                                    |       | 14         | .95   |       | 14.95 | 15                | -    |       |
| Input Low            | 4.5      | _ `  | 5                                     |       |            | 1     |       |       | -                 | 1    |       |
| Voltage,             | 9        | _    | 10                                    |       |            | 2     |       | _     | _                 | 2    |       |
| VIL Max.             | 13.5     | _    | 15                                    |       |            | 2.5   |       |       | _                 | 2.5  | v     |
| Input High           | 0.5,4.5  | -    | 5                                     |       |            | 4     |       | 4     | _                 | _    | ٧     |
| Voltage,             | 1,9      | _    | 10                                    |       |            | 8     |       | 8     |                   | _    |       |
| VIH Min.             | 1.5,13.5 | -    | 15                                    |       | 1          | 2.5   |       | 12.5  | _                 | _    |       |
| Input Current        |          | 0,18 | 18                                    | ±0.1  | ±0.1       | ±1    | ±1    | -     | ±10 <sup>-5</sup> | ±0.1 | μА    |

### **DYNAMIC ELECTRICAL CHARACTERISTICS**

At  $T_A$  = 25°C, Input  $t_r$ ,  $t_f$  = 20 ns, and  $C_L$  = 50 pF,  $R_L$  = 200k  $\Omega$ 

| CHARACTERISTIC  | TEST CONDI | LIM                      |                 |                  |       |
|---|------------|--------------------------|-----------------|------------------|-------|
|   |            | V <sub>DD</sub><br>VOLTS | TYP.            | MAX              | UNITS |
| Propagation Delay Time, <sup>t</sup> PHL <sup>, t</sup> PLH | <u>.</u>   | 5<br>10<br>15            | 60<br>30<br>25  | 120<br>60<br>50  | ns    |
| Transition Time, <sup>t</sup> THL <sup>, t</sup> TLH        |            | 5<br>10<br>15            | 100<br>50<br>40 | 200<br>100<br>80 | ns    |
| Input Capacitance, C <sub>IN</sub>                          | Any Input  |                          | 10              | 15               | pF    |




Fig. 2 - Minimum and maximum voltage transfer characteristics.




Fig. 3 - Typical voltage transfer characteristics as a function of temperature.




Fig. 4 – Typical multiple input switching transfer characteristics for CD4012UB.




Fig. 5 - Typical current and voltage transfer characteristics.

### CD4011UB Types




Fig. 6 - Typical output low (sink) current characteristics.




Fig. 7 - Minimum output low (sink) current characteristics.




Fig. 8 - Typical output high (source) current characteristics.




Fig. 9 - Minimum output high (source) current characteristics.




Fig. 10 - Typical propagation delay time vs. load capacitance.




Fig. 11 - Typical transition time vs. load capacitance.




Fig. 12 – Typical power dissipation vs. frequency characteristics.




Fig. 13 - Quiescent device current test circuit.


VOD NOTE:
MEASURE INPUTS
SEQUENTIALLY,
TO BOTH VOD AND VSS:
CONNECT ALL UNUSED
INPUTS TO EITHER
VDD OR VSS:
VSS

3-32

9205-27402

Fig. 14 - Input voltage test circuit. Fig. 15 - Input current test circuit.

# Chip Dimensions and Pad Layout



#### **CD4011UBH**

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).

TEST ANY COMBINATION OF INPUTS www.ti.com 14-Aug-2021

#### **PACKAGING INFORMATION**

| Orderable Device | Status (1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan            | Lead finish/<br>Ball material | MSL Peak Temp      | Op Temp (°C) | <b>Device Marking</b> (4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|---------------------|-------------------------------|--------------------|--------------|-----------------------------|---------|
| CD4011UBE        | ACTIVE     | PDIP         | N                  | 14   | 25             | RoHS & Green        | NIPDAU                        | N / A for Pkg Type | -55 to 125   | CD4011UBE                   | Samples |
| CD4011UBEE4      | ACTIVE     | PDIP         | N                  | 14   | 25             | RoHS & Green        | NIPDAU                        | N / A for Pkg Type | -55 to 125   | CD4011UBE                   | Samples |
| CD4011UBF        | ACTIVE     | CDIP         | J                  | 14   | 1              | Non-RoHS<br>& Green | SNPB                          | N / A for Pkg Type | -55 to 125   | CD4011UBF                   | Samples |
| CD4011UBM        | ACTIVE     | SOIC         | D                  | 14   | 50             | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM | -55 to 125   | CD4011UBM                   | Sample  |
| CD4011UBM96      | ACTIVE     | SOIC         | D                  | 14   | 2500           | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM | -55 to 125   | CD4011UBM                   | Sample  |
| CD4011UBMT       | ACTIVE     | SOIC         | D                  | 14   | 250            | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM | -55 to 125   | CD4011UBM                   | Sample  |
| CD4011UBNSR      | ACTIVE     | SO           | NS                 | 14   | 2000           | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM | -55 to 125   | CD4011UB                    | Sample  |
| CD4011UBPWR      | ACTIVE     | TSSOP        | PW                 | 14   | 2000           | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM | -55 to 125   | CM011UB                     | Sample  |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

## **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Aug-2021

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD4011UB, CD4011UB-MIL:

Catalog: CD4011UB

Military: CD4011UB-MIL


NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

### TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width     |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

| Device      | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|-------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| CD4011UBM96 | SOIC            | D                  | 14 | 2500 | 330.0                    | 16.4                     | 6.5        | 9.0        | 2.1        | 8.0        | 16.0      | Q1               |
| CD4011UBMT  | SOIC            | D                  | 14 | 250  | 330.0                    | 16.4                     | 6.5        | 9.0        | 2.1        | 8.0        | 16.0      | Q1               |
| CD4011UBNSR | so              | NS                 | 14 | 2000 | 330.0                    | 16.4                     | 8.2        | 10.5       | 2.5        | 12.0       | 16.0      | Q1               |
| CD4011UBPWR | TSSOP           | PW                 | 14 | 2000 | 330.0                    | 12.4                     | 6.9        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022




#### \*All dimensions are nominal

|   | 7 til dilliononono di o momina |              |                 |      |      |             |            |             |
|---|--------------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
|   | Device                         | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|   | CD4011UBM96                    | SOIC         | D               | 14   | 2500 | 356.0       | 356.0      | 35.0        |
|   | CD4011UBMT                     | SOIC         | D               | 14   | 250  | 210.0       | 185.0      | 35.0        |
|   | CD4011UBNSR                    | SO           | NS              | 14   | 2000 | 356.0       | 356.0      | 35.0        |
| ١ | CD4011UBPWR                    | TSSOP        | PW              | 14   | 2000 | 356.0       | 356.0      | 35.0        |

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

### **TUBE**



#### \*All dimensions are nominal


| Device      | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|-------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| CD4011UBE   | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| CD4011UBE   | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| CD4011UBEE4 | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| CD4011UBEE4 | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| CD4011UBM   | D            | SOIC         | 14   | 50  | 506.6  | 8      | 3940   | 4.32   |

### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN


### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G






CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
   Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.




CERAMIC DUAL IN LINE PACKAGE



# D (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Logic Gates category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below:

NLV17SZ00DFT2G CD4068BE NL17SG86DFT2G NLX1G11AMUTCG NLX1G97MUTCG 74LS38 74LVC1G08Z-7 CD4025BE NLV17SZ00DFT2G NLV17SZ126DFT2G NLV27WZ17DFT2G NLV74HC02ADR2G 74HC32S14-13 74LS133 74LVC1G32Z-7 74LVC1G86Z-7 NLV74HC14ADR2G NLV74HC20ADR2G NLVVHC1G09DFT1G NLX2G86MUTCG 74LVC2G32RA3-7 74LVC2G00HD4-7 NL17SG02P5T5G 74LVC2G86HK3-7 NLVVHC1G14DFT2G NLX1G99DMUTWG NLVVHC1G00DFT2G NLV7SZ57DFT2G NLV74VHC04DTR2G NLV27WZ00USG NLU1G86CMUTCG NLU1G08CMUTCG NL17SZ32P5T5G NL17SZ00P5T5G NL17SH02P5T5G 74AUP2G00RA3-7 NLVVHC1GT00DFT2G NLV74HC02ADTR2G NLX1G332CMUTCG NLVHCT132ADTR2G NL17SG86P5T5G NL17SZ05P5T5G NLV74VHC00DTR2G NLVVHC1G02DFT1G NLV74HC86ADR2G 74LVC2G86RA3-7 NL17SZ38DBVT1G NLV18SZ00DFT2G NLVVHC1G07DFT1G NLVVHC1G02DFT1G NLV74HC86ADR2G