



DAC101S101, DAC101S101-Q1

SNAS321G -JUNE 2005-REVISED APRIL 2016

# DAC101S101 and DAC101S101Q-1 10-Bit Micro Power, RRO Digital-to-Analog Converter

Technical

Documents

Sample &

Buy

## **1** Features

- DAC101S101Q is AEC-Q100 Grade 1 Qualified and is Manufactured on an Automotive Grade Flow.
- Ensured Monotonicity
- Low Power Operation
- Rail-to-Rail Voltage Output
- Power-on Reset to Zero Volts Output
- Wide Temperature Range of -40°C to +125°C
- Wide Power Supply Range of 2.7 V to 5.5 V
- Small Packages
- Power Down Feature
- Resolution 10 bits
- DNL +0.15, -0.05 LSB (typical)
- Output Settling Time 8 µs (typical)
- Zero Code Error 3.3 mV (typical)
- Full-Scale Error -0.06 %FS (typical)
- Power Consumption
  - Normal Mode, 0.63 mW (3.6 V) / 1.41 mW (5.5 V) typical
  - Power Down Mode, 0.14 μW (3.6 V) / 0.33 μW (5.5 V) typical

## 2 Applications

- Battery-Powered Instruments
- Digital Gain and Offset Adjustment
- Programmable Voltage & Current Sources
- Programmable Attenuators
- Automotive

## 3 Description

Tools &

Software

The DAC101S101 is a full-featured, general purpose 10-bit voltage-output digital-to-analog converter (DAC) that can operate from a single +2.7 V to 5.5 V supply and consumes just 175  $\mu$ A of current at 3.6 Volts. The on-chip output amplifier allows rail-to-rail output swing and the three wire serial interface operates at clock rates up to 30 MHz over the specified supply voltage range and is compatible with standard SPI, QSPI, MICROWIRE and DSP interfaces. Competitive devices are limited to 20 MHz clock rates at supply voltages in the 2.7 V to 3.6 V range.

Support &

Community


20

The supply voltage for the DAC101S101 serves as its voltage reference, providing the widest possible output dynamic range. A power-on reset circuit ensures that the DAC output powers up to zero volts and remains there until there is a valid write to the device. A power-down feature reduces power consumption to less than a microWatt.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DAC101S101	VSSOP (8)	3.00 mm × 3.00 mm
DAC101S101, DAC101S101-Q1	SOT-23 (6)	1.60 mm × 2.90 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



2

# Table of Contents

1	Feat	ures 1
2	Арр	lications 1
3	Des	cription 1
4		ision History 2
5	Des	cription (continued) 3
6		Configuration and Functions
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings DAC101S101 4
	7.3	ESD Ratings DAC101S101-Q1 4
	7.4	Recommended Operating Conditions 5
	7.5	Thermal Information 5
	7.6	Electrical Characteristics6
	7.7	A.C. and Timing Requirements9
	7.8	Typical Characteristics 11
8	Deta	ailed Description 17
	8.1	Overview 17
	8.2	Functional Block Diagram 17
	8.3	Feature Description 17

	8.4	Device Functional Modes	18
	8.5	Programming	19
9	App	lication and Implementation	21
	9.1	Application Information	21
	9.2	Typical Application	21
10	Pow	ver Supply Recommendations	23
	10.1	Using References as Power Supplies	23
11	Lay	out	26
		Layout Guidelines	
	11.2	Layout Example	26
12	Dev	ice and Documentation Support	27
	12.1	Device Support	27
	12.2	Related Links	28
	12.3	Community Resources	28
	12.4	Trademarks	28
	12.5	Electrostatic Discharge Caution	28
	12.6	Glossary	28
13	Мес	hanical, Packaging, and Orderable	
		mation	28

## **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision F (March 2013) to Revision G

•	Added Device Information table, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and	
	Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Updated Operating Conditions table to a Recommended Operating Conditions table	5
•	Updated Layout, Grounding, and Bypassing section to a Layout Guidelines section	26

#### Changes from Revision E (March 2013) to Revision F

•	Changed layout of National Data Sheet to TI format	26
---	--	----



Page

Page





#### **5** Description (continued)

The low power consumption and small packages of the DAC101S101 make it an excellent choice for use in battery operated equipment.

The DAC101S101 is a direct replacement for the AD5310 and is one of a family of pin compatible DACs, including the 8-bit DAC081S101 and the 12-bit DAC121S101. The DAC101S101 operates over the extended industrial temperature range of  $-40^{\circ}$ C to  $+105^{\circ}$ C while the DAC101S101Q operates over the Grade 1 automotive temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C. The DAC101S101 is available in a 6-lead SOT and an 8-lead VSSOP and the DAC101S101Q is available in the 6-lead SOT only.

## 6 Pin Configuration and Functions





#### **Pin Functions**

		PIN					
NAME	DAC101S101		DAC101S101-Q1	I/O <sup>(1)</sup>	DESCRIPTION		
NAME	SOT-23	VSSOP	SOT-23				
D <sub>IN</sub>	4	7	4	I	Serial Data Input. Data is clocked into the 16-bit shift register on the falling edges of SCLK after the fall of SYNC.		
GND	2	8	2	G	Ground reference for all on-chip circuitry.		
NC	-	2,3	-	-	- No Connect. There is no internal connection to these pins.		
SCLK	5	6	5	Ι	Serial Clock Input. Data is clocked into the input shift register on the falling edges of this pin.		
SYNC	6	5	6	I	Frame synchronization input for the data input. When this pin goes low, it enables the input shift register and data is transferred on the falling edges of SCLK. The DAC is updated on the 16th clock cycle unless SYNC is brought high before the 16th clock, in which case the rising edge of SYNC acts as an interrupt and the write sequence is ignored by the DAC.		
V <sub>A</sub> 3 1 3		S	Power supply and Reference input. Should be decoupled to GND.				
V <sub>OUT</sub>	1	4	1	0	DAC Analog Output Voltage.		

(1) G = Ground, I = Input, O = Output, S = Supply

SNAS321G-JUNE 2005-REVISED APRIL 2016

www.ti.com

## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)(3)

	MIN	MAX	UNIT
Supply voltage, V <sub>A</sub>		6.5	V
Voltage on any input pin	-0.3	$(V_{A} + 0.3)$	V
Input current at any pin <sup>(4)</sup>		10	mA
Package input current <sup>(4)</sup>		20	mA
Power consumption at $T_A = 25^{\circ}C$		See <sup>(5)</sup>	
Storage temperature, T <sub>stg</sub>	-65	150	°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) All voltages are measured with respect to GND = 0V, unless otherwise specified
- (4) When the input voltage at any pin exceeds the power supplies (that is, less than GND, or greater than V<sub>A</sub>), the current at that pin should be limited to 10 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to two.
- (5) The absolute maximum junction temperature ( $T_Jmax$ ) for this device is 150°C. The maximum allowable power dissipation is dictated by  $T_Jmax$ , the junction-to-ambient thermal resistance ( $\theta_{JA}$ ), and the ambient temperature ( $T_A$ ), and can be calculated using the formula  $P_DMAX = (T_Jmax T_A) / \theta_{JA}$ . The values for maximum power dissipation will be reached only when the device is operated in a severe fault condition (e.g., when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.

## 7.2 ESD Ratings DAC101S101

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)(2)</sup>	±2500	V	
V(ESD)	Electrostatic discharge	Machine Model	±250	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through ZERO Ohms.

## 7.3 ESD Ratings DAC101S101-Q1

			VALUE	UNIT
V	Electrostatia discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2500	V
V <sub>(ESD)</sub>	Electrostatic discharge	Machine Model	±250	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

4




## 7.4 Recommended Operating Conditions<sup>(1) (2)</sup>

		MIN	MAX	UNIT
Operating temperature	DAC101S101		−40°C ≤ $T_A$ ≤ +105°C	
Operating temperature	DAC101S101-Q1		−40°C ≤ $T_A$ ≤ +125°C	
Supply voltage, V <sub>A</sub> <sup>(3)</sup> 2.7		5.5	V	
Any input voltage <sup>(4)</sup>		-0.1	(V <sub>A</sub> + 0.1)	V
Output load		0	1500	pF
SCLK frequency	SCLK frequency		Up to 30 MHz	

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

- (2) All voltages are measured with respect to GND = 0V, unless otherwise specified
- (3) To ensure accuracy, it is required that  $V_A$  be well bypassed.
- (4) The analog inputs are protected as shown below. Input voltage magnitudes up to V<sub>A</sub> + 300 mV or to 300 mV below GND will not damage this device. However, errors in the conversion result can occur if any input goes above V<sub>A</sub> or below GND by more than 100 mV. For example, if V<sub>A</sub> is 2.7V<sub>DC</sub>, ensure that −100mV ≤ input voltages ≤2.8V<sub>DC</sub> to ensure accurate conversions.



### 7.5 Thermal Information

		DAC101S101, DAC101S101-Q1	DAC101S101	
	THERMAL METRIC <sup>(1)</sup>	DDC (SOT-23)	DGK (VSSOP)	UNIT °C/W °C/W °C/W °C/W °C/W °C/W
		6 PINS	8 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	250	240	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	58.8	70.0	°C/W
$R_{ extsf{ heta}JB}$	Junction-to-board thermal resistance	30.6	100.2	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.6	11.3	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	30.1	98.7	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## DAC101S101, DAC101S101-Q1

SNAS321G-JUNE 2005-REVISED APRIL 2016

## 7.6 Electrical Characteristics

The following specifications apply for V<sub>A</sub> = +2.7 V to +5.5 V, R<sub>L</sub> = 2 k $\Omega$  to GND, C<sub>L</sub> = 200 pF to GND, f<sub>SCLK</sub> = 30 MHz, input code range 12 to 1011, T<sub>A</sub> = 25°C, unless otherwise specified.

	PARAMETER		TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(1)</sup>	MAX <sup>(1)</sup>	UNIT
STATIC	PERFORMANCE						
	Resolution	$\begin{array}{l} DAC101S101\\ -40^{\circC} \leq T_{A} \leq \end{array}$	: −40°C ≤ T <sub>A</sub> ≤ +105°C, DAC101S101Q: +125°C	10			Bits
	Monotonicity	DAC101S101 −40°C ≤ T <sub>A</sub> ≤	: −40°C ≤ T <sub>A</sub> ≤ +105°C, DAC101S101Q: +125°C	10			Bits
		Over decimal			±0.6		
INL	Integral non-linearity	codes 12 to 1011	DAC101S101: −40°C ≤ $T_A$ ≤ +105°C, DAC101S101Q: −40°C ≤ $T_A$ ≤ +125°C	-2.8		2.8	LSB
	Differential				-0.05/+0.15		
DNL	Differential non-linearity	V <sub>A</sub> = 2.7 V to 5.5 V	$\begin{array}{l} DAC101S101: \ -40^\circC \leq T_A \leq +105^\circC,\\ DAC101S101Q: \ -40^\circC \leq T_A \leq +125^\circC \end{array}$	-0.2		0.35	LSB
					3.3		
ZE	Zero code error	$I_{OUT} = 0$	DAC101S101: −40°C $\leq$ T <sub>A</sub> $\leq$ +105°C, DAC101S101Q: −40°C $\leq$ T <sub>A</sub> $\leq$ +125°C			15	mV
					-0.06		
FSE	Full-scale error	I <sub>OUT</sub> = 0	$\begin{array}{l} DAC101S101: \ -40^\circC \leq T_A \leq +105^\circC,\\ DAC101S101Q: \ -40^\circC \leq T_A \leq +125^\circC \end{array}$			-1	%FSR
		All ones			-0.1		
GE	Gain error	Loaded to DAC register	DAC101S101: −40°C ≤ T <sub>A</sub> ≤ +105°C, DAC101S101Q: −40°C ≤ T <sub>A</sub> ≤ +125°C	-1		1	%FSR
ZCED	Zero code error drift				-20		µV/°C
TC GE	Gain error tempco	$V_A = 3 V$			-0.7		ppm/°C
IC GL	Gain endr tempco	$V_A = 5 V$			-1		ppm/°C
OUTPU	T CHARACTERISTICS						
	Output voltage range	DAC101S101: −40°C ≤ T <sub>A</sub> ≤	: −40°C ≤ $T_A$ ≤ +105°C, DAC101S101Q: +125°C <sup>(2)</sup>	0		V <sub>A</sub>	V
		$V_A = 3 V, I_{OUT}$	= 10 μΑ		1.8		mV
zco	Zero code output	$V_A = 3 V, I_{OUT}$	= 100 μΑ		5		mV
200		$V_A = 5 V, I_{OUT}$	= 10 μΑ		3.7		mV
		$V_A = 5 V, I_{OUT}$	= 100 μΑ		5.4		mV
		$V_A = 3 V, I_{OUT}$	= 10 μΑ		2.997		V
FSO	Full scale output	$V_A = 3 V, I_{OUT}$	= 100 μΑ		2.99		V
100		$V_A = 5 V, I_{OUT}$	= 10 μΑ		4.995		V
		$V_A = 5 V, I_{OUT}$	= 100 µA		4.992		V
	Maximum load	R <sub>L</sub> = ∞			1500		pF
	capacitance	$R_L = 2 k\Omega$			1500		pF
	DC output Impedance				1.3		Ω
		$V_A = 5 V, V_{OU}$ Input code = 3			-63		mA
laa	Output short circuit	$V_A = 3 V, V_{OU}$ Input code = 3			-50		mA
IOS	current	$V_A = 5 V, V_{OU}$ Input code = 0			74		mA
		$V_A = 3 V, V_{OU}$ Input code = 0			53		mA

 Typical figures are at T<sub>J</sub> = 25°C, and represent most likely parametric norms. Test limits are specified to TI's AOQL (Average Outgoing Quality Level).

(2) This parameter is ensured by design and/or characterization and is not tested in production.

6

Copyright © 2005–2016, Texas Instruments Incorporated

www.ti.com



### **Electrical Characteristics (continued)**

The following specifications apply for V<sub>A</sub> = +2.7 V to +5.5 V, R<sub>L</sub> = 2 k $\Omega$  to GND, C<sub>L</sub> = 200 pF to GND, f<sub>SCLK</sub> = 30 MHz, input code range 12 to 1011, T<sub>A</sub> = 25°C, unless otherwise specified.

	PARAMETER		TEST CON	DITIONS	MIN <sup>(1)</sup>	TYP <sup>(1)</sup>	MAX <sup>(1)</sup>	UNIT										
LOGI	CINPUT																	
IN	Input current <sup>(2)</sup>	DAC101S101: –40°C ≤ T <sub>A</sub> ≤ -		+105°C, DAC101S101Q:	-1		1	μA										
/ <sub>IL</sub>	Input low voltage <sup>(2)</sup>	V <sub>A</sub> = 5 V, DAC DAC101S1010	C101S101: –40° Q: –40°C ≤ T <sub>A</sub> :	°C ≤ T <sub>A</sub> ≤ +105°C, ≤ +125°C			0.8	V										
'IL	input low voltage	V <sub>A</sub> = 3 V, DAC DAC101S1010	C101S101: –40° Q: −40°C ≤ T <sub>A</sub> :	°C ≤ T <sub>A</sub> ≤ +105°C, ≤ +125°C			0.5	V										
/н	Input high voltage <sup>(2)</sup>		C101S101: –40° Q: –40°C ≤ T <sub>A</sub> :	°C ≤ T <sub>A</sub> ≤ +105°C, ≤ +125°C	2.4			V										
IH	input high voltage	V <sub>A</sub> = 3 V, DAC DAC101S1010	C101S101: –40° Q: –40°C ≤ T <sub>A</sub> :	°C ≤ T <sub>A</sub> ≤ +105°C, ≤ +125°C	2.1			V										
	Input capacitance <sup>(2)</sup>	DAC101S101: -40°C ≤ T <sub>A</sub> ≤ -		+105°C, DAC101S101Q:			3	pF										
OWE	ER REQUIREMENTS																	
						256												
		Normal Mode	V <sub>A</sub> = 5.5 V	DAC101S101: $-40^{\circ}C$ $\leq T_A \leq +105^{\circ}C,$ DAC101S101Q: $-40^{\circ}C \leq T_A \leq +125^{\circ}C$			332	μA										
		f <sub>SCLK</sub> = 30 MHz				174												
			V <sub>A</sub> = 3.6 V	$\begin{array}{l} DAC101S101: -40^{\circ}C\\ \leq T_{A} \leq +105^{\circ}C,\\ DAC101S101Q:\\ -40^{\circ}C \leq T_{A} \leq +125^{\circ}C \end{array}$			226	μA										
						221												
Norma	Normal Mode	$f_{SCLK} = 20$	V <sub>A</sub> = 5.5 V	DAC101S101: $-40^{\circ}$ C ≤ T <sub>A</sub> ≤ +105°C, DAC101S101Q: -40°C ≤ T <sub>A</sub> ≤ +125°C			297	μA										
			f <sub>SCLK</sub> = 20 MHz	f <sub>SCLK</sub> = 20 MHz	f <sub>SCLK</sub> = 20 MHz	f <sub>SCLK</sub> = 20 MHz	r <sub>SCLK</sub> = 20 MHz	f <sub>SCLK</sub> = 20 MHz	$T_{SCLK} = 20$ MHz	r <sub>SCLK</sub> = 20 MHz	f <sub>SCLK</sub> = 20 MHz	f <sub>SCLK</sub> = 20 MHz	f <sub>SCLK</sub> = 20 MHz				154	
	Supply current		V <sub>A</sub> = 3.6 V	$\begin{array}{l} DAC101S101: -40^\circC \\ \leq T_{A} \leq +105^\circC, \\ DAC101S101Q: \\ -40^\circC \leq T_{A} \leq +125^\circC \end{array}$			207	μA										
Ą	(output unloaded)	Normal Mode	V <sub>A</sub> = 5.5 V			145												
		$f_{SCLK} = 0$	V <sub>A</sub> = 3.6 V			113		μA										
		All PD	$V_A = 5 V$			83												
		Modes, f <sub>SCLK</sub> = 30 MHz	V <sub>A</sub> = 3 V			42		μA										
		All PD	V <sub>A</sub> = 5 V			56												
		Modes, f <sub>SCLK</sub> = 20 MHz	V <sub>A</sub> = 3 V			28		μA										
						0.06												
	All PD Modes, f <sub>SCLK</sub> = 0 <sup>(2)</sup>		V <sub>A</sub> = 5.5 V	$\begin{array}{l} DAC101S101: -40^{\circ}C\\ \leq T_{A} \leq +105^{\circ}C,\\ DAC101S101Q:\\ -40^{\circ}C \leq T_{A} \leq +125^{\circ}C \end{array}$			1	μA										
		V <sub>A</sub> = 3.6 V	$\begin{array}{c} & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & $		0.04	1	μA											

Copyright © 2005–2016, Texas Instruments Incorporated

## DAC101S101, DAC101S101-Q1

SNAS321G - JUNE 2005 - REVISED APRIL 2016



www.ti.com

## **Electrical Characteristics (continued)**

The following specifications apply for V<sub>A</sub> = +2.7 V to +5.5 V, R<sub>L</sub> = 2 k $\Omega$  to GND, C<sub>L</sub> = 200 pF to GND, f<sub>SCLK</sub> = 30 MHz, input code range 12 to 1011, T<sub>A</sub> = 25°C, unless otherwise specified.

	PARAMETER		TEST CONE	DITIONS	MIN <sup>(1)</sup>	TYP <sup>(1)</sup>	MAX <sup>(1)</sup>	UNIT
						1.41		
		Normal Mode	V <sub>A</sub> = 5.5 V	DAC101S101: -40°C ≤ T <sub>A</sub> ≤ +105°C, DAC101S101Q: -40°C ≤ T <sub>A</sub> ≤ +125°C			1.83	mW
T I	f <sub>SCLK</sub> = 30 MHz				0.63			
		V <sub>A</sub> = 3.6 V	$\begin{array}{l} DAC101S101: -40^\circC \\ \leq T_{A} \leq +105^\circC, \\ DAC101S101Q: \\ -40^\circC \leq T_{A} \leq +125^\circC \end{array}$			0.81	mW	
						1.22		
Power consumption	Normal Mode	V <sub>A</sub> = 5.5 V	DAC101S101: -40°C ≤ T <sub>A</sub> ≤ +105°C, DAC101S101Q: -40°C ≤ T <sub>A</sub> ≤ +125°C			1.63	mW	
	f <sub>SCLK</sub> = 20 MHz				0.55			
		V <sub>A</sub> = 3.6 V	DAC101S101: -40°C ≤ T <sub>A</sub> ≤ +105°C, DAC101S101Q: -40°C ≤ T <sub>A</sub> ≤ +125°C			0.74	mW	
	Normal Mode	V <sub>A</sub> = 5.5 V			0.8		μW	
		$f_{SCLK} = 0$	V <sub>A</sub> = 3.6 V			0.41		μW
		All PD	V <sub>A</sub> = 5 V			0.42		μW
		Modes, f <sub>SCLK</sub> = 30 MHz	V <sub>A</sub> = 3 V			0.13		μW
		All PD	V <sub>A</sub> = 5 V			0.28		μW
		Modes, f <sub>SCLK</sub> = 20 MHz	V <sub>A</sub> = 3 V			0.08		μW
						0.33		
All PD Modes, f <sub>SCLK</sub> = 0		V <sub>A</sub> = 5.5 V	$\begin{array}{l} DAC101S101: -40^\circC \\ \leq T_{A} \leq +105^\circC, \\ DAC101S101Q: \\ -40^\circC \leq T_{A} \leq +125^\circC \end{array}$			5.5	μW	
	$f_{SCLK} = 0$ <sup>(2)</sup>				0.14			
		V <sub>A</sub> = 3.6 V	DAC101S101: -40°C ≤ T <sub>A</sub> ≤ +105°C, DAC101S101Q: -40°C ≤ T <sub>A</sub> ≤ +125°C			3.6	μW	
	Damar afficiance	1 0 1	V <sub>A</sub> = 5 V	•		91%		
OUT / IA	Power efficiency	$I_{LOAD} = 2 \text{ mA}$	V <sub>A</sub> = 3 V			94%		



## 7.7 A.C. and Timing Requirements

The following specifications apply for  $V_A = +2.7$  V to +5.5 V,  $R_L = 2 k\Omega$  to GND,  $C_L = 200$  pF to GND,  $f_{SCLK} = 30$  MHz, input code range 12 to 1011,  $T_A = 25^{\circ}$ C, unless otherwise specified.

					MIN <sup>(1)</sup>	TYP <sup>(1)</sup>	MAX <sup>(1)</sup>	UNIT	
f <sub>SCLK</sub>	SCLK Frequency	DAC101S101: $-40^{\circ}C \le T_A \le -$ DAC101S101Q: $-40^{\circ}C \le T_A \le -$					30	MHz	
t <sub>s</sub>	Output voltage settling time <sup>(2)</sup>	100h to 300h code change, R <sub>L</sub> = 2 k $\Omega$	C <sub>L</sub> ≤ 200 pF	$\begin{array}{l} \mbox{DAC101S101:} -40^{\circ}\mbox{C} \leq \mbox{T}_{\rm A} \leq \\ +105^{\circ}\mbox{C}, \mbox{DAC101S101Q:} \\ -40^{\circ}\mbox{C} \leq \mbox{T}_{\rm A} \leq +125^{\circ}\mbox{C} \end{array}$		5	7.5	μs	
SR	Output slew rate					1		V/µs	
	Glitch impulse	Code change from 200h to 1F	Fh			12		nV-sec	
	Digital feedthrough					0.5		nV-sec	
		V <sub>A</sub> = 5 V				6		μs	
t <sub>WU</sub>	Wake-up time	V <sub>A</sub> = 3 V				39		μs	
1/f <sub>SCL</sub> к	SCLK Cycle time	DAC101S101: -40°C ≤ T <sub>A</sub> ≤ - DAC101S101Q: -40°C ≤ T <sub>A</sub> ≤		;	33			ns	
						5			
t <sub>H</sub>	SCLK High time	DAC101S101: -40°C ≤ T <sub>A</sub> ≤ - DAC101S101Q: -40°C ≤ T <sub>A</sub> ≤		;	13			ns	
						5			
tL	SCLK Low time	DAC101S101: $-40^{\circ}C \le T_A \le -$ DAC101S101Q: $-40^{\circ}C \le T_A \le -$		;	13			ns	
	Set-up time SYNC				-15				
t <sub>SUCL</sub>	to SCLK rising edge	DAC101S101: -40°C ≤ T <sub>A</sub> ≤ - DAC101S101Q: -40°C ≤ T <sub>A</sub> ≤	0			ns			
						2.5			
t <sub>SUD</sub>	Data set-up time	DAC101S101: -40°C ≤ T <sub>A</sub> ≤ - DAC101S101Q: -40°C ≤ T <sub>A</sub> ≤	+105°C, ≨ +125°C	;	5			ns	
						2.5			
t <sub>DHD</sub>	Data hold time	DAC101S101: $-40^{\circ}C \le T_A \le -$ DAC101S101Q: $-40^{\circ}C \le T_A \le -$		;	4.5			ns	
						0			
	SCLK fall to rise of	V <sub>A</sub> = 5 V		$\begin{array}{l} DAC101S101: \ -40^\circC \leq T_A \leq \\ +105^\circC, \ DAC101S101Q: \\ -40^\circC \leq T_A \leq +125^\circC \end{array}$	3			ns	
t <sub>CS</sub>	SYNC					-2			
		V <sub>A</sub> = 3 V	$V_A = 3 V$ = 3 V = 105°C, DAC101S101: -40°C ≤ $T_A ≤$ = +105°C, DAC101S101Q: -40°C ≤ $T_A ≤$ +125°C				1		
						9			
+	SYNC High time	$2.7 \le V_A \le 3.6$		$\begin{array}{l} DAC101S101: \ -40^\circC \leq T_A \leq \\ +105^\circC, \ DAC101S101Q: \\ -40^\circC \leq T_A \leq +125^\circC \end{array}$	20			ns	
t <sub>SYNC</sub>	STING HIGH TIME					5			
		$3.6 \le V_A \le 5.5$	10			ns			

 Typical figures are at T<sub>J</sub> = 25°C, and represent most likely parametric norms. Test limits are specified to TI's AOQL (Average Outgoing Quality Level).

(2) This parameter is ensured by design and/or characterization and is not tested in production.






Figure 1. Input / Output Transfer Characteristic





Figure 2. Serial Timing Diagram



## 7.8 Typical Characteristics




## DAC101S101, DAC101S101-Q1

SNAS321G - JUNE 2005 - REVISED APRIL 2016

TEXAS INSTRUMENTS

www.ti.com


## **Typical Characteristics (continued)**



Copyright © 2005–2016, Texas Instruments Incorporated



### **Typical Characteristics (continued)**




## DAC101S101, DAC101S101-Q1

SNAS321G - JUNE 2005 - REVISED APRIL 2016

TEXAS INSTRUMENTS


www.ti.com

## **Typical Characteristics (continued)**





### **Typical Characteristics (continued)**




## DAC101S101, DAC101S101-Q1

SNAS321G - JUNE 2005 - REVISED APRIL 2016

www.ti.com

## **Typical Characteristics (continued)**

 $f_{SCLK}$  = 30 MHz,  $T_A$  = 25°C, Input Code Range 12 to 1011, unless otherwise stated



Copyright © 2005–2016, Texas Instruments Incorporated




## 8 Detailed Description

The DAC101S101 is a full-featured, general purpose 10-bit voltage-output digital-to-analog converter (DAC) that can operate from a single +2.7 V to 5.5 V supply and consumes just 175  $\mu$ A of current at 3.6 Volts. The on-chip output amplifier allows rail-to-rail output swing and the three wire serial interface operates at clock rates up to 30 MHz over the specified supply voltage range and is compatible with standard SPI, QSPI, MICROWIRE and DSP interfaces.

The supply voltage for the DAC101S101 serves as its voltage reference, providing the widest possible output dynamic range. A power-on reset circuit ensures that the DAC output powers up to zero volts and remains there until there is a valid write to the device. A power-down feature reduces power consumption to less than a microWatt.

## 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 DAC Section

The DAC101S101 is fabricated on a CMOS process with an architecture that consists of a resistor string and switches that are followed by an output buffer. The power supply serves as the reference voltage. The input coding is straight binary with an ideal output voltage of:

 $V_{OUT} = V_A x (D / 1024)$ 

where

D is the decimal equivalent of the binary code that is loaded into the DAC register and can take on any value between 0 and 1023
 (1)

#### 8.3.2 Resistor String

The resistor string is shown in Figure 35. This string consists of 1024 equal valued resistors in series with a switch at each junction of two resistors, plus a switch to ground. The code loaded into the DAC register determines which switch is closed, connecting the proper node to the amplifier. This configuration ensures that the DAC is monotonic.

Copyright © 2005–2016, Texas Instruments Incorporated



### Feature Description (continued)




Figure 35. DAC Resistor String

#### 8.3.3 Output Amplifier

The output buffer amplifier is a rail-to-rail type, providing an output voltage range of 0V to  $V_A$ . All amplifiers, even rail-to-rail types, exhibit a loss of linearity as the output approaches the supply rails (0V and  $V_A$ , in this case). For this reason, linearity is specified over less than the full output range of the DAC. The output capabilities of the amplifier are described in the *Electrical Characteristics* Tables.

#### 8.3.4 Power-On Reset

The power-on reset circuit controls the output voltage during power-up. The DAC register is filled with zeros and the output voltage is 0 Volts and remains there until a valid write sequence is made to the DAC.

### 8.4 Device Functional Modes

#### 8.4.1 Power-Down Modes

The DAC101S101 has four modes of operation. These modes are set with two bits (DB13 and DB12) in the control register.

DB13	DB12	OPERATING MODE
0	0	Normal Operation
0	1	Power-Down with 1 k $\Omega$ to GND
1	0	Power-Down with 100 kΩ to GND
1	1	Power-Down with Hi-Z

Table 1. Modes of Operation



When both DB13 and DB12 are 0, the device operates normally. For the other three possible combinations of these bits the supply current drops to its power-down level and the output is pulled down with either a  $1k\Omega$  or a  $100K\Omega$  resistor, or is in a high impedance state, as described in Table 1.

The bias generator, output amplifier, the resistor string and other linear circuitry are all shut down in any of the power-down modes. However, the contents of the DAC register are unaffected when in power-down. Minimum power consumption is achieved in the power-down mode with SCLK disabled and SYNC and  $D_{IN}$  idled low. The time to exit power-down (Wake-Up Time) is typically  $t_{WU}$  µsec as stated in the *A.C. and Timing Requirements* Table.

### 8.5 Programming

#### 8.5.1 Serial Interface

The three-wire interface is compatible with SPI, QSPI and MICROWIRE as well as most DSPs. See the *Serial Timing Diagram* for information on a write sequence.

A write sequence begins by bringing the  $\overline{SYNC}$  line low. Once  $\overline{SYNC}$  is low, the data on the D<sub>IN</sub> line is clocked into the 16-bit serial input register on the falling edges of SCLK. On the 16th falling clock edge, the last data bit is clocked in and the programmed function (a change in the mode of operation and/or a change in the DAC register contents) is executed. At this point the  $\overline{SYNC}$  line may be kept low or brought high. In either case, it must be brought high for the minimum specified time before the next write sequence so that a falling edge of  $\overline{SYNC}$  can initiate the next write cycle.

Because the  $\overline{SYNC}$  and  $D_{IN}$  buffers draw more current when they are high, they should be idled low between write sequences to minimize power consumption.

#### 8.5.2 Input Shift Register

The input shift register, Figure 36, has sixteen bits. The first two bits are "don't cares" and are followed by two bits that determine the mode of operation (normal mode or one of three power-down modes). The contents of the serial input register are transferred to the DAC register on the sixteenth falling edge of SCLK. See Figure 2.




Figure 36. Input Register Contents

Normally, the <u>SYNC</u> line is kept low for at least 16 falling edges of SCLK and the DAC is updated on the 16th SCLK falling edge. However, if <u>SYNC</u> is brought high before the 16th falling edge, the shift register is reset and the write sequence is invalid. The DAC register is not updated and there is no change in the mode of operation.

#### 8.5.3 DSP/Microprocessor Interfacing

Interfacing the DAC101S101 to microprocessors and DSPs is quite simple. The following guidelines are offered to hasten the design process.

#### 8.5.3.1 ADSP-2101/ADSP2103 Interfacing

Figure 37 shows a serial interface between the DAC101S101 and the ADSP-2101/ADSP2103. The DSP should be set to operate in the SPORT Transmit Alternate Framing Mode. It is programmed through the SPORT control register and should be configured for Internal Clock Operation, Active Low Framing and 16-bit Word Length. Transmission is started by writing a word to the Tx register after the SPORT mode has been enabled.

Copyright © 2005–2016, Texas Instruments Incorporated



## **Programming (continued)**



Figure 37. ADSP-2101/2103 Interface

#### 8.5.3.2 80C51/80L51 Interface

<u>A serial interface between the DAC101S101 and the 80C51/80L51 microcontroller is shown in Figure 38.</u> The SYNC signal comes from a bit-programmable pin on the microcontroller. The example shown here uses port line P3.3. This line is taken low when data is to transmitted to the DAC101S101. Since the 80C51/80L51 transmits 8-bit bytes, only eight falling clock edges occur in the transmit cycle. To load data into the DAC, the P3.3 line must be left low after the first eight bits are transmitted. A second write cycle is initiated to transmit the second byte of data, after which port line P3.3 is brought high. The 80C51/80L51 transmit routine must recognize that the 80C51/80L51 transmits data with the LSB first while the DAC101S101 requires data with the MSB first.




Figure 38. 80C51/80L51 Interface

#### 8.5.3.3 68HC11 Interface

A serial interface between the DAC101S101 and the 68HC11 microcontroller is shown in Figure 39. The SYNC line of the DAC101S101 is driven from a port line (PC7 in the figure), similar to the 80C51/80L51.

The 68HC11 should be configured with its CPOL bit as a zero and its CPHA bit as a one. This configuration causes data on the MOSI output to be valid on the falling edge of SCLK. PC7 is taken low to transmit data to the DAC. The 68HC11 transmits data in 8-bit bytes with eight falling clock edges. Data is transmitted with the MSB first. PC7 must remain low after the first eight bits are transferred. A second write cycle is initiated to transmit the second byte of data to the DAC, after which PC7 should be raised to end the write sequence.




Figure 39. 68HC11 Interface

#### 8.5.3.4 Microwire Interface

Figure 40 shows an interface between a Microwire compatible device and the DAC101S101. Data is clocked out on the rising edges of the SCLK signal.




Figure 40. Microwire Interface



#### DAC101S101, DAC101S101-Q1 SNAS321G – JUNE 2005 – REVISED APRIL 2016

## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The DAC101S101 is designed for single supply operation and thus has a unipolar output. However, a bipolar output may be obtained with the circuit in Figure 41. This circuit will provide an output voltage range of  $\pm 5$  Volts. A rail-to-rail amplifier should be used if the amplifier supplies are limited to  $\pm 5$ V.

#### 9.2 Typical Application




Figure 41. Bipolar Operation

#### 9.2.1 Design Requirements

- The DAC101S101 will use a single supply.
- The output is required to be bipolar with a voltage range of ±5 V.
- Dual supplies will be used for the output amplifier.

### 9.2.2 Detailed Design Procedure

The output voltage of this circuit for any code is found to be

 $V_{O} = (V_{A} \times (D / 1024) \times ((R1 + R2) / R1) - V_{A} \times R2 / R1)$ 


where

- D is the input code in decimal form
- With  $V_A = 5V$  and R1 = R2
- V<sub>O</sub> = (10 x D / 1024) 5V

A list of rail-to-rail amplifiers suitable for this application are indicated in Table 2.

### Table 2. Some Rail-To-Rail Amplifiers

АМР	PKGS	Typ V <sub>OS</sub>	Typ I <sub>SUPPLY</sub>
LMC7111	SOT-23-5	0.9 mV	25 μΑ
LM7301	SOIC-8 SOT-23-5	0.03 mV	620 µA
LM8261	SOT-23-5	0.7 mV	1 mA




(2)

(3)



#### 9.2.3 Application Curve





## **10** Power Supply Recommendations

The simplicity of the DAC101S101 implies ease of use. However, it is important to recognize that any data converter that utilizes its supply voltage as its reference voltage will have essentially zero PSRR (Power Supply Rejection Ratio). Therefore, it is necessary to provide a noise-free supply voltage to the device.

#### **10.1 Using References as Power Supplies**

Since the DAC101S101 consumes very little power, a reference source may be used as the supply voltage. The advantages of using a reference source over a voltage regulator are accuracy and stability. Some low noise regulators can also be used for the power supply of the DAC101S101. Listed below are a few power supply options for the DAC101S101.

#### 10.1.1 LM4130

The LM4130 reference, with its 0.05% accuracy over temperature, is a good choice as a power source for the DAC101S101. Its primary disadvantage is the lack of a 3V and 5V versions. However, the 4.096V version is useful if a 0 to 4.095V output range is desirable or acceptable. Bypassing the VIN pin with a 0.1 $\mu$ F capacitor and the VOUT pin with a 2.2 $\mu$ F capacitor will improve stability and reduce output noise. The LM4130 comes in a space-saving 5-pin SOT-23.




Figure 43. The LM4130 as a Power Supply

#### 10.1.2 LM4050

Available with accuracy of 0.44%, the LM4050 shunt reference is also a good choice as a power regulator for the DAC101S101. It does not come in a 3 Volt version, but 4.096V and 5V versions are available. It comes in a space-saving 3-pin SOT-23.




Figure 44. The LM4050 as a Power Supply

The minimum resistor value in the circuit of Figure 44 should be chosen such that the maximum current through the LM4050 does not exceed its 15 mA rating. The conditions for maximum current include the input voltage at its maximum, the LM4050 voltage at its minimum, the resistor value at its minimum due to tolerance, and the DAC101S101 draws zero current. The maximum resistor value must allow the LM4050 to draw more than its minimum current for regulation plus the maximum DAC101S101 current in full operation. The conditions for minimum current include the input voltage at its minimum, the LM4050 voltage at its maximum, the LM4050 voltage at its maximum due to tolerance, and the summinum current include the input voltage at its minimum, the LM4050 voltage at its maximum, the resistor value at its maximum due to tolerance, and the DAC101S101 draws its maximum current. These conditions can be summarized as

Copyright © 2005–2016, Texas Instruments Incorporated

### **Using References as Power Supplies (continued)**

 $R(\min) = (V_{IN}(\max) - V_Z(\min) / (I_A(\min) + I_Z(\max)))$ 

#### where

- V<sub>z</sub>(min) are the nominal LM4050 output voltages ± the LM4050 output tolerance over temperature
- I<sub>z</sub>(max) is the maximum allowable current through the LM4050
- I<sub>A</sub>(min) is the minimum DAC101S101 supply current

and

 $R(max) = (V_{IN}(min) - V_Z(max) / (I_A(max) + I_Z(min)))$ 

where

- V<sub>Z</sub>(max) are the nominal LM4050 output voltages ± the LM4050 output tolerance over temperature
- I<sub>z</sub>(min) is the minimum current required by the LM4050 for proper regulation
- I<sub>A</sub>(max) is the maximum DAC101S101 supply current

#### 10.1.3 LP3985

The LP3985 is a low noise, ultra low dropout voltage regulator with a 3% accuracy over temperature. It is a good choice for applications that do not require a precision reference for the DAC101S101. It comes in 3.0V, 3.3V and 5V versions, among others, and sports a low 30  $\mu$ V noise specification at low frequencies. Because low frequency noise is relatively difficult to filter, this specification could be important for some applications. The LP3985 comes in a space-saving 5-pin SOT-23 and 5-bump micro SMD packages.




Figure 45. Using The Lp3985 Regulator

An input capacitance of 1  $\mu$ F without any ESR requirement is required at the LP3985 input, while a 1- $\mu$ F ceramic capacitor with an ESR requirement of 5 m $\Omega$  to 500 m $\Omega$  is required at the output. Careful interpretation and understanding of the capacitor specification is required to ensure correct device operation.

### 10.1.4 LP2980

The LP2980 is an ultra low dropout regulator with a 0.5% or 1.0% accuracy over temperature, depending upon grade. It is available in 3 V, 3.3 V and 5 V versions, among others.




Figure 46. Using The Lp2980 Regulator

(4)

(5)

ISTRUMENTS



#### Using References as Power Supplies (continued)

Like any low dropout regulator, the LP2980 requires an output capacitor for loop stability. This output capacitor must be at least 1- $\mu$ F over temperature, but values of 2.2  $\mu$ F or more provide better performance. The ESR of this capacitor should be within the range specified in the LP2980 data sheet. Surface-mount solid tantalum capacitors offer a good combination of small size and ESR. Ceramic capacitors are attractive due to their small size but generally have ESR values that are too low for use with the LP2980. Aluminum electrolytic capacitors are typically not a good choice due to their large size and have ESR values that may be too high at low temperatures.




## 11 Layout

#### 11.1 Layout Guidelines

For best accuracy and minimum noise, the printed circuit board containing the DAC101S101 should have separate analog and digital areas. The areas are defined by the locations of the analog and digital power planes. Both of these planes should be located in the same board layer. There should be a single ground plane. A single ground plane is preferred if digital return current does not flow through the analog ground area. Frequently a single ground plane design will utilize a "fencing" technique to prevent the mixing of analog and digital ground current. Separate ground planes should only be utilized when the fencing technique is inadequate. The separate ground planes must be connected in one place, preferably near the DAC101S101. Special care is required to ensure that digital signals with fast edge rates do not pass over split ground planes. They must always have a continuous return path below their traces.

The DAC101S101 power supply should be bypassed with a 10- $\mu$ F and a 0.1- $\mu$ F capacitor as close as possible to the device with the 0.1- $\mu$ F right at the device supply pin. The 10- $\mu$ F capacitor should be a tantalum type and the 0.1- $\mu$ F capacitor should be a low ESL, low ESR type. The power supply for the DAC101S101 should only be used for analog circuits.

Avoid crossover of analog and digital signals and keep the clock and data lines on the component side of the board. The clock and data lines should have controlled impedances.



### 11.2 Layout Example

Figure 47. Layout Example



## **12 Device and Documentation Support**

#### 12.1 Device Support

#### 12.1.1 Device Nomenclature

- **DIFFERENTIAL NON-LINEARITY (DNL)** is the measure of the maximum deviation from the ideal step size of 1 LSB, which is  $V_{REF} / 1024 = V_A / 1024$ .
- **DIGITAL FEEDTHROUGH** is a measure of the energy injected into the analog output of the DAC from the digital inputs when the DAC outputs are not updated. It is measured with a full-scale code change on the data bus.
- **FULL-SCALE ERROR** is the difference between the actual output voltage with a full scale code (3FFh) loaded into the DAC and the value of V<sub>A</sub> x 1023 / 1024.
- **GAIN ERROR** is the deviation from the ideal slope of the transfer function. It can be calculated from Zero and Full-Scale Errors as GE = FSE ZE, where GE is Gain error, FSE is Full-Scale Error and ZE is Zero Error.
- **GLITCH IMPULSE** is the energy injected into the analog output when the input code to the DAC register changes. It is specified as the area of the glitch in nanovolt-seconds.
- **INTEGRAL NON-LINEARITY (INL)** is a measure of the deviation of each individual code from a straight line through the input to output transfer function. The deviation of any given code from this straight line is measured from the center of that code value. The end point method is used. INL for this product is specified over a limited range, per the *Electrical Characteristics* Tables.

LEAST SIGNIFICANT BIT (LSB) is the bit that has the smallest value or weight of all bits in a word. This value

where

- V<sub>REF</sub> is the supply voltage for this product
  - "n" is the DAC resolution in bits, which is 10 for the DAC101S101

- (6)
- **MAXIMUM LOAD CAPACITANCE** is the maximum capacitance that can be driven by the DAC with output stability maintained.
- **MONOTONICITY** is the condition of being monotonic, where the DAC has an output that never decreases when the output code increases.
- MOST SIGNIFICANT BIT (MSB) is the bit that has the largest value or weight of all bits in a word. Its value is 1/2 of V<sub>REF</sub>.



### **Device Support (continued)**

- **POWER EFFICIENCY** is the ratio of the output current to the total supply current. The output current comes from the power supply. The difference between the supply and output currents, is the power consumed by the device without a load.
- SETTLING TIME is the time for the output to settle within 1/2 LSB of the final value.
- **WAKE-UP TIME** is the time for the output to settle within 1/2 LSB of the final value after the device is commanded to the active mode from any of the power down modes.
- **ZERO CODE ERROR** is the output error, or voltage, present at the DAC output after a code of 000h has been entered.

### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
DAC101S101	Click here	Click here	Click here	Click here	Click here
DAC101S101-Q1	Click here	Click here	Click here	Click here	Click here

#### Table 3. Related Links

### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
DAC101S101CIMK/NOPB	ACTIVE	SOT-23-THIN	DDC	6	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 105	X63C	Samples
DAC101S101CIMKX/NOPB	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 105	X63C	Samples
DAC101S101CIMM/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 105	X62C	Samples
DAC101S101QCMK/NOPB	ACTIVE	SOT-23-THIN	DDC	6	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	X63Q	Samples
DAC101S101QCMKX/NOPB	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	X63Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



10-Dec-2020

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF DAC101S101, DAC101S101-Q1 :

- Catalog: DAC101S101
- Automotive: DAC101S101-Q1

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects




Texas


STRUMENTS

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC101S101CIMK/NOPB	SOT-23- THIN	DDC	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
DAC101S101CIMKX/ NOPB	SOT-23- THIN	DDC	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
DAC101S101CIMM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
DAC101S101QCMK/ NOPB	SOT-23- THIN	DDC	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
DAC101S101QCMKX/ NOPB	SOT-23- THIN	DDC	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



## PACKAGE MATERIALS INFORMATION

9-Aug-2022



*All dimensions	are	nominal	
-----------------	-----	---------	--

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC101S101CIMK/NOPB	SOT-23-THIN	DDC	6	1000	210.0	185.0	35.0
DAC101S101CIMKX/ NOPB	SOT-23-THIN	DDC	6	3000	210.0	185.0	35.0
DAC101S101CIMM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
DAC101S101QCMK/NOPB	SOT-23-THIN	DDC	6	1000	210.0	185.0	35.0
DAC101S101QCMKX/ NOPB	SOT-23-THIN	DDC	6	3000	210.0	185.0	35.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

## PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **DDC0006A**



## **PACKAGE OUTLINE**

## SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-193.




# **DDC0006A**

# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## **DDC0006A**

# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 7. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Data Acquisition ADCs/DACs - Specialised category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below :

TDC-GPX HD-GP22 AMC60704YBHR AD5681RBCPZ-RL7 AD5934YRSZ-REEL7 LDC2112PWT MCP3905L-E/SS ADE7913ARIZ-RL LDC2112YFDR LDC2112PWR LDC2114PWR LDC2112YFDT NTE995M AMC1304L25DW LDC1614RGHR ADS7869IPZTR AMC1306E25DWVR AMC7836IPAPR AS6500-FQFM AD7616BSTZ AD2S1205YSTZ AD2S80AUD AD2S83APZ AD2S90APZ AD9834BRUZ AD536AJD AD536AJDZ AD536AJHZ AD536AJQ ADE9153AACPZ AD5592RBCBZ-RL7 AD5593RBCBZ-RL7 AD5593RBCPZ-RL7 AD9834BRUZ-REEL AD5933YRSZ AD5933YRSZ-REEL7 AD5941BCPZ-RL7 AD7151BRMZ AD7293BCPZ-RL AD74412RBCPZ-RL7 AD7874ANZ ADE7858AACPZ-RL AD7403-8BRIZ-RL7 AD9912ABCPZ-REEL7 AD9833BRMZ-REEL AD9833BRMZ-REEL7 AD9838BCPZ-RL7 AD9850BRSZ AD9851BRSZ AD9851BRSZRL