







DAC81404, DAC61404

ZHCSLN8A - NOVEMBER 2020 - REVISED MAY 2021 具有内部基准的 DACx1404 四路 16 位和 12 位高压输出 DAC

1 特性

性能:

- 在 16 位分辨率下具有单调性

- INL: 16 位分辨率下为 ±1LSB(最大值)

- TUE: ±0.05% FSR(最大值)

集成输出缓冲器

满量程输出电压:±5V、±10V、±20V、5V、

10V、20V、40V - 高驱动能力: ±15mA

- 每通道检测引脚

• 集成 2.5V 精密基准

- 初始精度: ±2.5mV(最大值)

- 低漂移:10ppm/°C(最大值)

可靠性特性:

- CRC 误差校验

- 短路保护

- 故障引脚

50MHz SPI 兼容型串行接口

- 4 线制模式,工作电压为 1.7V 至 5.5V


- 回读和菊链运行方式

• 温度范围: - 40°C 至 +125°C

• 封装:5mm×5mm 32 引脚 QFN

2 应用

- 半导体测试
- 实验室和现场仪表
- 模拟输出模块
- 数据采集 (DAQ)
- LCD 测试
- 伺服驱动器控制模块



功能方框图

3 说明

16 位 DAC81404 和 12 位 DAC61404 (DACx1404) 是 引脚兼容的四通道缓冲式高压输出数模转换器 (DAC)。这些器件包括一个低漂移 2.5V 内部电压基 准,因此在大多数应用中无需使用外部精密基准。这些 器件具有单调性,并能提供 ±1LSB INL 的高线性度。 此外,这些器件采用每通道检测引脚来消除 IR 压降并 可检测高达 ±12V 的地弹。

用户可自行选择输出配置,包括满量程双极输出电压 ±20V、±10V 和 ±5V,以及满量程非双极输出电压 40V、20V、10V 和 5V。而且,每个 DAC 通道的满量 程输出范围都是独立可编程的。集成的 DAC 输出缓冲 器可实现高达 15mA 的灌电流或拉电流,从而减少了 对额外的运算放大器的需求。


DACx1404 包含的上电复位电路可在上电时将 DAC 输 出端连接至接地端。输出端会保持该模式,直至器件得 到适当的运行配置。这些器件还包括其他可靠性特性, 例如 CRC 误差校验、短路保护以及过热报警。

通过一个支持 1.7V 至 5.5V 工作电压的 4 线制串行接 口,支持器件间通信。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸(标称值)
DAC81404	VQFN (32)	5.00mm × 5.00mm
DAC61404	VQ1 14 (32)	3.00mm ^ 3.00mm

如需了解所有可用封装,请参阅数据表末尾的封装选项附录。



大电流驱动 (1A) 应用



Table of Contents

1 特性	7.13 Typical Characteristics	1
2 应用	8 Detailed Description	
3 说明	8.1 Overview	
4 Revision History	8.2 Functional Block Diagram	2
5 Device Comparison Table	8.3 Feature Description	20
6 Pin Configuration and Functions	8.4 Device Functional Modes	
7 Specifications	8.5 Programming	3 [.]
7.1 Absolute Maximum Ratings5	8.6 Register Map	
7.2 ESD Ratings5	9 Application and Implementation	4
7.3 Recommended Operating Conditions6	9.1 Application Information	4
7.4 Thermal Information6	9.2 Typical Application	4 ²
7.5 Electrical Characteristics7	10 Power Supply Recommendations	43
7.6 Timing Requirements: Write, IOV _{DD} : 1.7 V to 2.7	11 Layout	43
V	11.1 Layout Guidelines	43
7.7 Timing Requirements: Write, IOV _{DD} : 2.7 V to 5.5	11.2 Layout Example	43
V	12 Device and Documentation Support	4
7.8 Timing Requirements: Read and Daisy Chain,	12.1 Documentation Support	4
FSDO = 0, IOV _{DD} : 1.7 V to 2.7 V	12.2 接收文档更新通知	4
7.9 Timing Requirements: Read and Daisy Chain,	12.3 支持资源	4
FSDO = 1, IOV _{DD} : 1.7 V to 2.7 V	12.4 Trademarks	4
7.10 Timing Requirements: Read and Daisy Chain,	12.5 Electrostatic Discharge Caution	4
FSDO = 0, IOV _{DD} : 2.7 V to 5.5 V	12.6 Glossary	4
7.11 Timing Requirements: Read and Daisy Chain,	13 Mechanical, Packaging, and Orderable	
FSDO = 1, IOV _{DD} : 2.7 V to 5.5 V	Information	4
7.12 Timing Diagrams		

4 Revision History

CI	anges from Revision * (November 2020) to Revision A (May 2021)	Page
•	添加了 DAC61404 和相关内容	1



5 Device Comparison Table

DEVICE	RESOLUTION
DAC81404	16-bit
DAC61404	12-bit

6 Pin Configuration and Functions




图 6-1. RHB (32-pin VQFN) Package, Top View

表 6-1. Pin Functions

	PIN	TYPE	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
1	OUTA	Output	Channel-A analog output voltage.
2	ССОМРА	Input	Channel-A external compensation capacitor connection. The addition of an external capacitor improves the output buffer stability with high capacitive loads at the OUTA pin by reducing the bandwidth of the output amplifier at the expense of increased settling time.
3	SENSEPA	Input	Channel-A sense pin for the positive voltage output load connection.
4	SENSENA	Input	Channel-A sense pin for the negative voltage output load connection.
5	SENSENB	Input	Channel-B sense pin for the negative voltage output load connection.
6	SENSEPB	Input	Channel-B sense pin for the positive voltage output load connection.
7	ССОМРВ	Input	Channel-B external compensation capacitor connection pin. The addition of an external capacitor improves the output buffer stability with high capacitive loads at the OUTB pin by reducing the bandwidth of the output amplifier at the expense of increased settling time.
8	OUTB	Output	Channel-B analog output voltage.
9	SDO	Output	Serial interface data output. The SDO pin must be enabled before operation by setting the SDO-EN bit. Data are clocked out of the input shift register on either rising or falling edges of the SCLK pin as specified by the FSDO bit (rising edge by default).



表 6-1. Pin Functions (continued)

	PIN	TVDE	DESCRIPTION	
NO.	NAME	TYPE	DESCRIPTION	
10	SCLK	Input	Serial interface clock.	
11	SDIN	Input	Serial interface data input. Data are clocked into the input shift register on each falling edge of the SCLK pin.	
12	SYNC	Input	Active low serial data enable. This input is the frame synchronization signal for the serial data. The serial interface input shift register is enabled when SYNC is low.	
13	LDAC	Input	Active low synchronization signal. The DAC outputs of those channels configured in synchronous mode are updated simultaneously when the $\overline{\text{LDAC}}$ pin is low. Connect to IOVDD if unused.	
14	GND	Ground	ground reference point.	
15	IOVDD	Power	IO supply voltage. This pin sets the digital I/O operating voltage for the device.	
16	CLR	Input	Active-low clear input. Logic low on this pin clears all outputs to their clear code. Connect to IOVDD if unused.	
17	OUTC	Output	Channel-C analog output voltage.	
18	CCOMPC	Input	Channel-C external compensation capacitor connection pin. The addition of an external capacitor improves the output buffer stability with high capacitive loads at the OUTC pin by reducing the bandwidth of the output amplifier at the expense of increased settling time.	
19	SENSEPC	Input	Channel-C sense pin for the positive voltage output load connection.	
20	SENSENC	Input	Channel-C sense pin for the negative voltage output load connection.	
21	SENSEND	Input	Channel-D sense pin for the negative voltage output load connection.	
22	SENSEPD	Input	Channel-D sense pin for the positive voltage output load connection.	
23	CCOMPD	Input	Channel-D external compensation capacitor connection pin. The addition of an external capacitor improves the output buffer stability with high capacitive loads at the OUTD pin by reducing the bandwidth of the output amplifier at the expense of increased settling time.	
24	OUTD	Output	Channel-D analog output voltage.	
25	REFGND	Ground	Ground reference point for the internal reference.	
26	REFIO	Input/Output	Reference input to the device when operating with an external reference. Reference output voltage pin when using the internal reference. Connect a 150-nF capacitor to ground.	
27	AVSS	Power	Output buffers negative supply voltage.	
28	AVDD	Power	Output buffers positive supply voltage.	
29	AGND	Ground	Analog ground reference point.	
30	DVDD	Power	Digital and analog supply voltage.	
31	FAULT	Output	$\overline{\text{FAULT}}$ is an open-drain, fault-condition output. An external 10-k Ω pullup resistor to a voltage no higher than IOV_{DD} is required.	
32	RST	Input	Active-low reset input. Logic low on this pin causes the device to issue a power-on-reset event.	
Thermal Pad	Thermal pad	_	The thermal pad is located on the package underside. The thermal pad should be connected to any internal PCB ground plane through multiple vias for good thermal performance.	

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		,	MIN	MAX	UNIT
		DV _{DD} to GND	- 0.3	6	
		IOV _{DD} to GND	- 0.3	6	
	Supply voltage	AV _{DD} to GND	- 0.3	44	V
		AV _{SS} to GND	- 22	0.3	
		AV _{DD} to AV _{SS}	- 0.3	44	3 3
		V _{OUTX} to GND	AV _{SS} - 0.3	AV _{DD} + 0.3	
		V _{SENSEPX} to GND	AV _{SS} - 0.3	AV _{DD} + 0.3	
		V _{SENSENX} to GND	AV _{SS} - 0.3	AV _{DD} + 0.3	
	Din voltage	V _{REFIO} to GND	- 0.3	DV _{DD} + 0.3	V
	Pin voltage	V _{REFGND} to GND	- 0.3	+0.3	V
		Digital inputs to GND	- 0.3	IOV _{DD} + 0.3	
		SDO to GND	- 0.3	IOV _{DD} + 0.3	
		FAULT to GND	- 0.3	6	
	Input current	Current into any digital pin	- 10	10	mA
TJ	Junction temperature	9	- 40	150	°C
T _{stg}	Storage temperature		- 60	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

7.2 ESD Ratings

			VALUE	UNIT
V	Cleatra static disabarga	Human body model (HBM), per ANSI/ ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
		DV _{DD} to GND	4.5	5.5	
		IOV _{DD} to GND	1.7	5.5	
	Supply voltage	AV _{DD} to GND	4.5	41.5	V
		AV _{SS} to GND	- 21.5	0	
		AV _{DD} to AV _{SS}	4.5	43	
	Pin voltage	V _{SENSENX} to GND	- 12	12	V
T _A	Ambient temperatu	re	- 40	125	°C

7.4 Thermal Information

		DACx1404	
	THERMAL METRIC ⁽¹⁾	RHB (VQFN)	UNIT
		32 PINS	
R _{⊕JA}	Junction-to-ambient thermal resistance	29.3	°C/W
R _{⊕ JC(top)}	Junction-to-case (top) thermal resistance	17.0	°C/W
R _{⊕JB}	Junction-to-board thermal resistance	9.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.2	°C/W
Ψ ЈВ	Junction-to-board characterization parameter	9.5	°C/W
R _{⊙ JC(bot)}	Junction-to-case (bottom) thermal resistance	1.1	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



7.5 Electrical Characteristics

all minimum/maximum specifications at T_A = -40° C to +125 $^{\circ}$ C and all typical specifications at T_A = 25 $^{\circ}$ C, AV_{DD} = 4.5 V to 41.5 V, AV_{SS} = -21.5 V to 0 V, DV_{DD} = 5.0 V, internal reference enabled, IOV_{DD} = 1.7 V, V_{SENSEN}X = 0 V, C_{COMP}X floating, DAC outputs unloaded, and digital inputs at IOV_{DD} or GND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC F	PERFORMANCE					
	Pacelution	DAC81404	16			Dito
	Resolution	DAC61404	12			Bits
INL		DAC81404. All ranges, except 0-V to 40-V and overranges	- 1		1	
	Relative accuracy ⁽¹⁾	DAC81404. 0-V to 40-V range	- 2		2	LSB
		DAC61404	- 1		1	
DNL	Differential nonlinearity ⁽¹⁾		- 1		1	LSB
		Unipolar ranges, AV _{SS} = 0 V	- 0.07		0.07	
TUE	Total unadjusted error ⁽¹⁾	Unipolar ranges, AV _{SS} = 0 V, 0° C \leq T _A \leq 50°	- 0.05		0.05	%FSR
		Bipolar ranges, −21.5 V ≤ AV _{SS} < 0 V	- 0.05		0.05	
	Offset error ⁽¹⁾	Unipolar ranges, AV _{SS} = 0 V Bipolar ranges, −21.5 V ≤ AV _{SS} < 0 V	- 0.05		0.05	%FSR
	Offset error temperature coefficient	Unipolar ranges, AV _{SS} = 0 V Bipolar ranges, −21.5 V ≤ AV _{SS} < 0 V		±2		ppmFSR/°C
		All unipolar ranges, AV _{SS} = 0 V			0.15	
	Zero-code (negative full scale) error	All bipolar ranges, - 21.5 V ≤ AV _{SS} < 0 V			0.05	%FSR
	Zero-code (negative full scale) error temperature coefficient	All unipolar ranges, AV _{SS} = 0 V All bipolar ranges, $-21.5 \text{ V} \leq \text{AV}_{\text{SS}} < 0 \text{ V}$		±2		ppm of FSR/°C
	Full-scale error ⁽²⁾		- 0.06		0.06	%FSR
	Full-scale error temperature coefficient ⁽²⁾			±3		ppm of FSR/°C
	Gain error ⁽¹⁾		- 0.06		0.06	%FSR
	Gain error temperature coefficient			±2		ppm of FSR/°C
	Bipolar-zero (midscale) error	All bipolar ranges, - 21.5 V ≤ AV _{SS} < 0 V	- 0.03		0.03	%FSR
	Bipolar-zero (midscale) error temperature coefficient	All bipolar ranges, - 21.5 V ≤ AV _{SS} < 0 V		±2		ppm of FSR/°C
	Output voltage drift over time	T _A = 40°C, DAC code = full scale, 1000 hours		±6		ppm FSR



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OUTPUT	CHARACTERISTICS						
			0		5		
		20% overrange	0		6		
			0	,	10		
		20% overrange	0		12		
			0		20		
		20% overrange	0		24		
VouT	Output voltage		0		40	V	
			-5		5		
		20% overrange	-6		6		
			- 10	,	10		
		20% overrange	- 12		12		
			- 20		20		
		to AV _{SS} and AV _{DD} $-10 \text{ mA} \leqslant \text{load current} \leqslant 10 \text{ mA}$	1.25				
	Output voltage headroom and footroom	to AV _{SS} and AV _{DD} , $5.5~V < AV_{DD} \leqslant 41.5~V,$ $-15~mA \leqslant load~current \leqslant 15~mA$	1.5			V	
		Full-scale output shorted to AV _{SS}		40			
	Short circuit current ⁽³⁾	Zero-scale output shorted to AV _{DD} , $5.5 \text{ V} < \text{AV}_{\text{DD}} \leqslant 41.5 \text{ V},$		40		mA	
		Zero-scale output shorted to AV _{DD} , 4.5 V \leq AV _{DD} \leq 5.5 V		25			
	Load regulation	DAC at midscale, -15 mA ≤ load current ≤ 15 mA		50		μV/mA	
		R _{LOAD} = open, C _{COMPX} pin left floating	0		2	nF	
CL	Capacitive load ⁽⁴⁾	R _{LOAD} = open, C _{COMPX} = 500 pF ± 10% to V _{OUTX}			1	μF	
	1 1	5.5 V < AV _{DD} ≤ 41.5 V			15	A	
	Load current ⁽⁴⁾	$4.5 \text{ V} \leqslant \text{AV}_{\text{DD}} \leqslant 5.5 \text{ V}$			10	mA	
		DAC code at midscale, DAC unloaded		0.05			
	V _{OUT} dc output impedance	DAC code at full scale, DAC unloaded		0.05		Ω	
	VOUT do output impedance	DAC code at negative full scale, DAC unloaded		25		52	
		DAC code at midscale, 10-V span		55		, -	
	V _{SENSEP} dc output impedance	DAC disabled		45		$\mathbf{k} \Omega$	
		DAC code at midscale, 10-V span		45			
	V _{SENSEN} dc output impedance	DAC disabled		45		$\mathbf{k} \Omega$	



	PARAMETER	DV _{DD} or GND (unless otherwise noted) TEST CONDITIONS	MIN TYP	MAX	UNIT
YNAMIC P	ERFORMANCE				
		5-V span, 1/4 to 3/4 scale and 3/4 to 1/4 scale, settling time to ±2 LSB	7		
	1 2 1 4 1	10-V span, 1/4 to 3/4 scale and 3/4 to 1/4 scale, settling time to ±2 LSB	8		μs
		20-V span, 1/4 to 3/4 scale and 3/4 to 1/4 scale, settling time to ±2 LSB	12		μο
		40-V span, 1/4 to 3/4 scale and 3/4 to 1/4 scale, settling time to ±2 LSB	22		
	Output voltage settling time	5-V span, 1/4 to 3/4 scale and 3/4 to 1/4 scale, settling time to ± 2 LSB, $C_L = 1 \ \mu F$, $C_{COMPX} = 500 \ pF$ to V_{OUTX}	0.6		
		10-V span, 1/4 to 3/4 scale and 3/4 to 1/4 scale, settling time to ±2 LSB, C _L = 1 μF, C _{COMPX} = 500 pF to V _{OUTX}	0.6		me
		20-V span, 1/4 to 3/4 scale and 3/4 to 1/4 scale, settling time to ±2 LSB, C _L = 1 μF, C _{COMPX} = 500 pF to V _{OUTX}	0.6		ms
		40-V span, 1/4 to 3/4 scale and 3/4 to 1/4 scale, settling time to ± 2 LSB, $C_L = 1 \ \mu F$, $C_{COMPX} = 500 \ pF$ to V_{OUTX}	1.2		
		0-V to 5-V range (10% to 90% of full-scale range)	0.8		
	Claus rata	All other output ranges except 40-V span (10% to 90% of full-scale range)	4		\//ua
	Slew rate	0-V to 5-V range, $C_L = 1 \mu F$, $C_{COMPX} = 500 \text{ pF to V}_{OUTX}$	0.04		V/µs
		All other ranges, $C_L = 1 \mu F$, $C_{COMPX} = 500 \text{ pF to } V_{OUTX}$	0.04		
	Power-on glitch magnitude	AV _{SS} and AV _{DD} ramped symmetrically, ramp rate = 18 V/ms, output unloaded, internal reference	0.1		٧
	Output enable glitch magnitude	AV _{SS} and AV _{DD} ramped, output unloaded, internal reference, gain = 1x	0.35		V
	Output noise	0.1 Hz to 10 Hz, DAC code at midscale, 5-V span, external reference = 2.5 V, output unloaded	25		μV_{PP}
	- Culput Holde	0.1 Hz to 10 Hz, DAC code at midscale, 5-V span, internal reference = 2.5 V, output unloaded	30		<u>₩</u> v PP
	Output noise density	1 kHz, DAC code at midscale, 5-V span, output unloaded, external reference	115		nV/√ H ;
	Output noise delisity	10 kHz, DAC code at midscale, 5-V span, output unloaded, external reference	105		IIV/ √ HZ
HD	Total harmonic distortion	1-kHz sine wave on V _{OUTX} , output unloaded, DAC update rate = 400 kHz	88		dB
SRR-AC	Power supply ac rejection ratio	V _{OUTX} = 0 V (midscale), output unloaded, ±10-V output, frequency = 60 Hz, amplitude 200 mV _{PP} , superimposed on AV _{DD} , DV _{DD} or AV _{SS}	75		dB



PARAMETER		TEST CONDITIONS	MIN T	YP MAX	UNIT
		V_{OUTX} = 0 V (midscale), ±10-V output, DV_{DD} = 5 V, AV_{DD} = 15 V ± 20%, AV_{SS} = -15 V, output unloaded		5	
PSRR-DC	Power supply dc rejection ratio	V_{OUTX} = 0 V (midscale), ±10-V output, DV_{DD} = 5 V, AV_{DD} = 15 V, AV_{SS} = -15 V ± 20%, output unloaded		10	μV/V
		V_{OUTX} = 0 V (midscale), ±10-V output, DV_{DD} = 5 V ± 5%, AV_{DD} = 15 V, AV_{SS} = -15 V, output unloaded		0.2	mV/V
		1-LSB change around midscale, 0-V to 5-V range, output unloaded		1	
	Code change glitch impulse	1-LSB change around midscale, 0-V to 10-V range, output unloaded		2	
		1-LSB change around midscale, - 5-V to +5-V range, output unloaded		2	nV-s
		1-LSB change around midscale, - 10-V to +10-V range, output unloaded		4	
	Code change glitch amplitude	1-LSB change around midscale, 0-V to 5-V, 0-V to 10-V, - 5-V to +5-V and - 10-V to +10-V ranges, output unloaded	:	±10	mV
	Channel-to-channel ac crosstalk	10-V span, full-scale swing on all other channel, measured channel at midscale, output unloaded		1	nV-s
	Channel-to-channel dc crosstalk	10-V span, full-scale swing on all other channel, measured channel at midscale, output unloaded		1	LSB
	Digital crosstalk	10-V span, full-scale swing on all other input buffer, measured channel at midscale, output unloaded		1	nV-s
	Digital feedthrough	DAC code at midscale, f _{SCLK} = 1 MHz, output unloaded		1	nV-s

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
EXTERNA	L REFERENCE INPUT					
V _{REFIO}	Reference input voltage		2.49	2.5	2.51	V
	Reference input current			50		μA
	Reference input impedance			50		k Ω
	Reference input capacitance			90		pF
INTERNAL	REFERENCE		<u> </u>			
	Reference output voltage	T _A = 25°C	2.4975		2.5025	V
	Reference output drift			5	10	ppm/°C
	Reference output impedance			0.15		Ω
	Reference output noise	0.1 Hz to 10 Hz		12		μV _{PP}
	Reference output noise density	10 kHz, V _{REFIO} = 10 nF		240		nV/ √ Hz
	Reference load current			5		mA
	Reference load regulation	Source		120		μV/mA
	Reference line regulation			100		μV/V
	Reference output drift over time	T _A = 40°C, 1000 hours		±300		μV
	Reference thermal hysteresis	First cycle		±125		μV
	Reference thermal hysteresis	Additional cycle		±25		μν
DIGITAL II	NPUTS AND OUTPUTS				·	
V _{IH}	Input high voltage		0.7 × IO V _{DD}			V
V _{IL}	Input low voltage			×	0.3 IOV _{DD}	V
	Input current			±2		μA
	Input pin capacitance			2		pF
V _{OH}	SDO, high-level output voltage	SDO load current = 0.2 mA	IOV _{DD} - 0.2			V
V _{OL}	SDO, low-level output voltage	SDO load current = 0.2 mA			0.4	V
	FAULT, low-level output voltage	FAULT load current = 10 mA			0.4	V
	Output pin capacitance			5		pF

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
POWER F	POWER REQUIREMENTS						
		Normal mode, internal reference			8	m Λ	
AI_{DD}	AV _{DD} supply current ⁽⁵⁾	Normal mode, external reference			7	mA	
		Power-down mode			10	μΑ	
DI_DD	DV _{DD} supply current ⁽⁵⁾	Digital interface static			8	mA	
		Normal mode, internal reference	- 8			m Λ	
AI_{SS}	AV _{SS} supply current ⁽⁵⁾	Normal mode, external reference	- 7			mA	
		Power-down mode	- 10			μA	
I _{IOVDD}	IOV _{DD} supply current ⁽⁵⁾	SCLK toggling at 1 MHz			100	μA	

- (1) End point fit between codes. 16-bit: 512 to 65024 for $AV_{DD} \geqslant 5.5$ V, 512 to 63488 for $AV_{DD} \leqslant 5.5$ V, 0.2-V headroom between V_{REFIO} and AV_{DD} ; 12-bit: 32 to 4064 for $AV_{DD} \geqslant 5.5$ V, 32 to 3968 for $AV_{DD} \leqslant 5.5$ V, 0.2-V headroom between V_{REFIO} and AV_{DD} .
- (2) Full-scale code written to the DAC for AV_{DD} \geqslant 5.5 V. 16-bit: code 63488 written to the DAC for AV_{DD} \leqslant 5.5 V; 12-bit: code 3968 written to the DAC for AV_{DD} \leqslant 5.5 V.
- (3) Temporary overload condition protection. junction temperature can be exceeded during current limit. operation above the specified maximum junction temperature may impair device reliability.
- (4) Specified by design and characterization, not production tested.
- (5) AV_{DD} = +15 V, AV_{SS} = -15 V, DV_{DD} = 5 V, SPI static, 10-V output span, all DAC at full scale, V_{OUTX} unloaded.

7.6 Timing Requirements: Write, IOV $_{\text{DD}}$: 1.7 V to 2.7 V

all specifications at T_A = -40° C to +125°C, input signals are specified with t_R = t_F = 1 ns/V (10% to 90% of IOV_{DD}) and timed from a voltage level of (V_{IL} + V_{IH}) / 2, SDO loaded with 20 pF, 1.7 V \leq IOV_{DD} < 2.7 V

	PARAMETER	MIN	NOM	MAX	UNIT
f _{SCLK}	SCLK frequency			25	MHz
t _{SCLKHIGH}	SCLK high time	20			ns
t _{sclklow}	SCLK low time	20			ns
t _{SDIS}	SDIN setup	10			ns
t _{SDIH}	SDIN hold	10			ns
t _{CSS}	SYNC to SCLK falling edge setup	30			ns
t _{CSH}	SCLK falling edge to SYNC rising edge	10			ns
t _{csніgн}	SYNC high time	50			ns
t _{DACWAIT}	Sequential DAC update wait time	2.4			μs
t _{BCASTWAIT}	Broadcast DAC update wait time	4			μs
t _{LDACAL}	SYNC rising edge to LDAC falling edge	80			ns
t _{LDACW}	LDAC low time	20			ns
t _{CLRW}	CLR low time	20			ns
t _{RSTW}	RST low time	20			ns

7.7 Timing Requirements: Write, IOV_{DD}: 2.7 V to 5.5 V

all specifications at T_A = -40° C to +125°C, input signals are specified with t_R = t_F = 1 ns/V (10% to 90% of IOV_{DD}) and timed from a voltage level of (V_{IL} + V_{IH}) / 2, SDO loaded with 20 pF, 2.7 V \leq IOV_{DD} \leq 5.5 V

	PARAMETER	MIN	NOM	MAX	UNIT
f _{SCLK}	SCLK frequency			50	MHz
t _{SCLKHIGH}	SCLK high time	10			ns
t _{SCLKLOW}	SCLK low time	10			ns
t _{SDIS}	SDIN setup	5			ns
t _{SDIH}	SDIN hold	5			ns
t _{CSS}	SYNC to SCLK falling edge setup	15			ns
t _{CSH}	SCLK falling edge to SYNC rising edge	5			ns
t _{CSHIGH}	SYNC high time	25			ns
t _{DACWAIT}	Sequential DAC update wait time	2.4			μs
t _{BCASTWAIT}	Broadcast DAC update wait time	4			μs
t _{LDACAL}	SYNC rising edge to LDAC falling edge	40			ns
t _{LDACW}	LDAC low time	20			ns
t _{CLRW}	CLR low time	20			ns
t _{RSTW}	RST low time	20			ns



7.8 Timing Requirements: Read and Daisy Chain, FSDO = 0, IOV_{DD} : 1.7 V to 2.7 V

all specifications at T_A = -40° C to +125°C, input signals are specified with t_R = t_F = 1 ns/V (10% to 90% of IOV_{DD}) and timed from a voltage level of (V_{IL} + V_{IH}) / 2, SDO loaded with 20 pF, 1.7 V \leq IOV_{DD} < 2.7 V

	PARAMETER		NOM	MAX	UNIT
f _{SCLK}	SCLK frequency			12.5	MHz
t _{SCLKHIGH}	SCLK high time	33			ns
t _{SCLKLOW}	SCLK low time	33			ns
t _{SDIS}	SDIN setup	10			ns
t _{SDIH}	SDIN hold	10			ns
t _{CSS}	SYNC to SCLK falling edge setup	30			ns
t _{CSH}	SCLK falling edge to SYNC rising edge	10			ns
t _{CSHIGH}	SYNC high time	50			ns
t _{SDOZ}	SDO driven to tri-state mode	0		30	ns
t _{SDODLY}	SDO output delay from SCLK rising edge	0		30	ns

7.9 Timing Requirements: Read and Daisy Chain, FSDO = 1, IOV_{DD} : 1.7 V to 2.7 V

all specifications at T_A = -40° C to +125 $^{\circ}$ C, input signals are specified with t_R = t_F = 1 ns/V (10% to 90% of IOV_{DD}) and timed from a voltage level of (V_{IL} + V_{IH}) / 2, SDO loaded with 20 pF, 1.7 V \leq IOV_{DD} < 2.7 V

	PARAMETER		NOM	MAX	UNIT
f _{SCLK}	SCLK frequency			25	MHz
t _{SCLKHIGH}	SCLK high time	20			ns
t _{SCLKLOW}	SCLK low time	20			ns
t _{SDIS}	SDIN setup	10	-		ns
t _{SDIH}	SDIN hold	10			ns
t _{CSS}	SYNC to SCLK falling edge setup	30			ns
t _{CSH}	SCLK falling edge to SYNC rising edge	10			ns
t _{CSHIGH}	SYNC high time	50			ns
t _{SDOZ}	SDO driven to tri-state mode	0	-	30	ns
t _{SDODLY}	SDO output delay from SCLK rising edge	0		30	ns

Submit Document Feedback

7.10 Timing Requirements: Read and Daisy Chain, FSDO = 0, IOV_{DD} : 2.7 V to 5.5 V

all specifications at T_A = -40° C to +125°C, input signals are specified with t_R = t_F = 1 ns/V (10% to 90% of IOV_{DD}) and timed from a voltage level of (V_{IL} + V_{IH}) / 2, SDO loaded with 20 pF, 2.7 V \leq IOV_{DD} \leq 5.5 V

	PARAMETER		NOM	MAX	UNIT
f _{SCLK}	SCLK frequency			20	MHz
t _{SCLKHIGH}	SCLK high time	25			ns
t _{SCLKLOW}	SCLK low time	25			ns
t _{SDIS}	SDIN setup	5			ns
t _{SDIH}	SDIN hold	5			ns
t _{CSS}	SYNC to SCLK falling edge setup	20			ns
t _{CSH}	SCLK falling edge to SYNC rising edge	5			ns
t _{CSHIGH}	SYNC high time	25			ns
t _{SDOZ}	SDO driven to tri-state mode	0		20	ns
t _{SDODLY}	SDO output delay from SCLK rising edge	0		20	ns


7.11 Timing Requirements: Read and Daisy Chain, FSDO = 1, IOV_{DD} : 2.7 V to 5.5 V

all specifications at T_A = -40° C to +125 $^{\circ}$ C, input signals are specified with t_R = t_F = 1 ns/V (10% to 90% of IOV_{DD}) and timed from a voltage level of (V_{IL} + V_{IH}) / 2, SDO loaded with 20 pF, 2.7 V \leq IOV_{DD} \leq 5.5 V

	PARAMETER	MIN	NOM	MAX	UNIT
f _{SCLK}	SCLK frequency			35	MHz
t _{SCLKHIGH}	SCLK high time	14			ns
t _{SCLKLOW}	SCLK low time	14			ns
t _{SDIS}	SDIN setup	5			ns
t _{SDIH}	SDIN hold	5			ns
t _{CSS}	SYNC to SCLK falling edge setup	20			ns
t _{CSH}	SCLK falling edge to SYNC rising edge	5			ns
t _{CSHIGH}	SYNC high time	25			ns
t _{SDOZ}	SDO driven to tri-state mode	0		20	ns
t _{SDODLY}	SDO output delay from SCLK rising edge	0		20	ns



7.12 Timing Diagrams



- A. Asynchronous update.
- B. Synchronous update.

图 7-1. Serial Interface Write Timing Diagram






图 7-2. Serial Interface Read Timing Diagram




7.13 Typical Characteristics


































8 Detailed Description

8.1 Overview


The 16-bit DAC81404 and 12-bit DAC61404 (DACx1404) are pin-compatible, quad-channel, high-voltage output, digital-to-analog converters (DACs). The DACx1404 consist of an R-2R-based ladder followed by an output buffer. The devices also include a precision reference and a reference buffer. The R-2R-based ladder is production trimmed to provide monotonicity and a linearity of ±1 LSB. The devices are also optimized to reduce the code-to-code change glitch to less than 2 nV-s.

The DACx1404 output amplifier provides bipolar voltage outputs up to ±20 V, and unipolar voltage outputs up to 40 V. Each output channel includes sense pins to eliminate the IR drop across load connections, and sense a difference of up to ±12 V between the load and DAC grounds. Alternatively, the sense pins can also be used for output offset adjustment. An external capacitor compensation pin is also provided to stabilize the output amplifier for high capacitive loads.

Communication to the DACx1404 is performed through a 4-wire serial interface that supports stand-alone and daisy-chain operation. An optional frame-error check provides added robustness to the device serial interface.

The DACx1404 incorporate a power-on-reset circuit that connects the DAC outputs to ground at power up. The outputs remain in this mode until the device is properly configured for operation. The devices include additional reliability features such as short-circuit protection and a thermal alarm.

8.2 Functional Block Diagram





8.3 Feature Description

Each output channel in the device consists of an R-2R ladder digital-to-analog converter (DAC) with dedicated reference and ground buffers, and an output buffer amplifier capable of rail-to-rail operation. The device also includes an internal 2.5-V reference. 图 8-1 shows a simplified diagram of the device architecture.




图 8-1. Device Architecture

8.3.1 R-2R Ladder DAC

The DAC architecture consists of a voltage-output, segmented, R-2R ladder as shown in 88-2. The device incorporates a dedicated reference buffer per output channel that provides constant input impedance with code at the REFIO pin. The output of the reference buffers drives the R-2R ladders. A production trim process provides excellent linearity and low glitch.




图 8-2. R-2R Ladder

8.3.2 Programmable-Gain Output Buffer

The voltage output stage as conceptualized in 8-3 provides the voltage output according to the DAC code and the output range setting.




图 8-3. Voltage Output Buffer

For unipolar output mode, the output range can be programmed as:

- 0 V to 5 V
- 0 V to 10 V
- 0 V to 20 V
- 0 V to 40 V

For bipolar output mode, the output reange can be programmed as:

- ±5 V
- ±10 V
- ±20 V

In addition, 20% overrange is available on all ranges except for 0 V to 40 V and ±20 V.

The input data are written to the individual DAC data registers in straight-binary format for all output ranges. The output voltage (V_{OUTX}) can be expressed as 方程式 1 and 方程式 2.

For unipolar output mode

$$V_{OUTX} = V_{REFIO} \times GAIN \times \frac{CODE}{2^{N}}$$
(1)

For bipolar output mode

$$V_{OUTX} = V_{REFIO} \times GAIN \times \frac{CODE}{2^{N}} - GAIN \times \frac{V_{REFIO}}{2}$$
(2)

where:

- CODE is the decimal equivalent of the binary code loaded to the DAC data register.
- N is the DAC resolution in bits.
- V_{REFIO} is the reference voltage (internal or external).
- GAIN is the gain factor assigned to each output voltage output range as shown in 表 8-1.



表 8-1. Voltage Output Range vs Gain Setting

MODE	VOLTAGE OUTPUT RANGE	GAIN
	5 V	2.0
	6 V (20% overrange)	2.4
	10 V	4.0
Unipolar	12 V (20% overrange)	4.8
	20 V	8.0
	24 V (20% overrange)	9.6
	40 V	16.0
	±5 V	4.0
	±6 V (20% overrange)	4.8
Bipolar	±10 V	8.0
	±12 V (20% overrange)	9.6
	±20 V	16.0

The output amplifiers can drive up to ±15 mA with 1.5-V supply headroom while maintaining the specified TUE specification for the device. The output stage has short-circuit current protection that limits the output current to 40 mA. The device is able to drive capacitive loads up to 1 µF. For loads greater than 2 nF, an external compensation capacitor must be connected between the CCOMPx and OUTx pins to keep the output voltage stable, but at the expense of reduced bandwidth and increased settling time.

8.3.2.1 Sense Pins

The SENSEPx pins are provided to enable sensing of the load by connecting to points electrically closer to the load. This configuration allows the internal output amplifier to make sure that the correct voltage is applied across the load, as long as headroom is available on the power supply. The SENSEPx pins are used to correct for resistive drops on the system board, and are connected to V_{OUTX} at the pins. In some cases, both V_{OUTX} and $V_{SENSEPX}$ are brought out through separate lines and connected remotely together at the load. In such cases, if the $V_{SENSEPX}$ line is cut, then the amplifier loop is broken; use a 5-k Ω resistor between the OUTx and SENSEPx pins to maintain proper amplifier operation.

The SENSENx pins are provided as remote ground sense reference outputs from the internal V_{OUTX} amplifier. The output swing of the V_{OUTX} amplifier is relative to the voltage seen at these pins. The voltage difference between $V_{SENSENX}$ and the device ground must be lower than ± 12 V.

At device start up, the power-on-reset circuit makes sure that all registers are at default values. The voltage output buffer is in a Hi-Z state; however, the SENSEPx pins connect to the amplifier inputs through an internal 40-k Ω feedback resistor (\boxtimes 8-3). If the OUTx and SENSEPx pins are connected together, the OUTx pins are also connected to the same node through the feedback resistor. This node is protected by internal circuitry and settles to a value between GND and the reference input.

8.3.3 DAC Register Structure

Data written to the DAC data registers is initially stored in the DAC buffer registers. The transfer of data from the DAC buffer registers to the active registers can be configured to occur immediately (asynchronous mode) or be initiated by a DAC trigger signal (synchronous mode). After the active registers are updated, the DAC outputs change to the new values.

After a power-on or reset event, all DAC registers set to zero code, the DAC output amplifiers power down, and the DAC outputs connect to ground.

8.3.3.1 DAC Output Update

The DAC double-buffered architecture enables data updates without disturbing the analog outputs. Data updates can be performed either in synchronous or asynchronous mode. The device offers both software and hardware data update control.

The update mode for each DAC channel is determined by the status of the corresponding SYNC-EN bit. In both update modes, a minimum wait time of $2.4 \mu s$ is required between DAC output updates.

8.3.3.1.1 Synchronous Update

In synchronous mode, writing to the DAC data register does not automatically update the DAC output. Instead the update occurs only after a trigger event. A DAC trigger signal is generated eigher through the SOFT-LDAC bit or by the LDAC pin. The synchronous update mode enables simultaneous update of multiple DAC outputs.

8.3.3.1.2 Asynchronous Update

In asynchronous mode, a DAC data register write results in an immediate update of the DAC active register and DAC output on a SYNC rising edge.

8.3.3.2 Broadcast DAC Register

The DAC broadcast register enables a simultaneous update of multiple DAC outputs with the same value with a single register write.

Each DAC channel can be configured to update or remain unaffected by a broadcast command by setting the corresponding DAC-BRDCAST-EN bit. A register write to the BRDCAST-DATA register forces those DAC channels that have been configured for broadcast operation to update their DAC buffer registers to this value. The DAC outputs update to the broadcast value according to their synchronous mode configuration.

8.3.3.3 Clear DAC Operation

The DAC outputs are set in clear mode either through the $\overline{\text{CLR}}$ pin or the SOFT-CLR bit. In clear mode, each DAC data register is set to either zero code (if configured for unipolar range operation) or midscale code (if set for bipolar range operation). A clear command forces all DAC channels to clear the contents of their buffer and active registers to the clear code regardless of their synchronization setting.

Copyright © 2021 Texas Instruments Incorporated

8.3.4 Internal Reference

The device includes a precision 2.5-V band-gap reference with a maximum temperature drift of 10 ppm/°C. The internal reference is in power-down mode by default.

The internal reference voltage is available at the REFIO pin and can source up to 5 mA. To filter noise, place a minimum 150-nF capacitor between the reference output and ground.

External reference operation is also supported. The external reference is applied to the REFIO pin. If using an external reference, power down the internal reference.

8.3.5 Power-On Reset (POR)

The device incorporates a power-on-reset function. After the supplies reach their minimum specified values, a POR event is issued. Additionally, a POR event can be initiated by the RST pin or a SOFT-RESET command.

A POR event causes all registers to initialize to default values, and communication with the device is valid only after a 1 ms POR delay. After a POR event, the device is set to power-down mode, where all DAC channels and internal reference are powered down and the DAC outputs are connected to ground through a $10-k\Omega$ internal resistor.

8.3.5.1 Hardware Reset

A device hardware reset event is initiated by a minimum 20-ns logic low on the RST pin.

8.3.5.2 Software Reset

The device implements a software reset feature. A device software reset is initiated by writing reserved code 0x1010 to SOFT-RESET in the TRIGGER register. The software reset command is triggered on the SYNC rising edge of the instruction.

8.3.6 Thermal Alarm

The device incorporates a thermal shutdown that is triggered when the die temperature exceeds 140°C. A thermal shutdown sets the TEMP-ALM bit, and causes all DAC outputs to power-down; however, the internal reference remains powered on. The FAULT pin can be configured to monitor a thermal shutdown condition by setting the TEMPALM-EN bit. After a thermal shutdown is triggered, the device stays in shutdown even after the device temperature lowers.

The die temperature must fall to less than 140°C before the device can be returned to normal operation. To resume normal operation, the thermal alarm must be cleared through the ALM-RESET bit while the DAC channels are in power-down mode.

8.4 Device Functional Modes

8.4.1 Power-Down Mode

The device output amplifiers and internal reference power-down status can be individually configured and monitored though the PWDWN registers. Setting a DAC channel in power-down mode disables the output amplifier and clamps the output pin to ground through an internal $10-k\Omega$ resistor.

The DAC data registers are not cleared when the DAC goes into power-down mode. Therefore, upon return to normal operation, the DAC output voltages return to the same respective voltages prior to the device entering power-down mode. The DAC data registers can be updated while in power-down mode, which allows for changing the power-on voltage, if required.

After a power-on or reset event, all the DAC channels and the internal reference are in power-down mode. The entire device can be configured into power-down or active modes through the DEV-PWDWN bit.

8.5 Programming

The device is controlled through an SPI-compatible, flexible, four-wire, serial interface. The interface provides access to the device registers, and can be configured to daisy-chain multiple devices for write operations. The device incorporates an optional error-checking mode to validate SPI data communication integrity in noisy environments.

8.5.1 Stand-Alone Operation

A serial interface access cycle is initiated by asserting the \$\overline{SYNC}\$ pin low. The serial clock, SCLK, can be a continuous or gated clock. SDIN data are clocked on SCLK falling edges. A regular serial interface access cycle is 24 bits long with error checking disabled and 32 bits long with error checking enabled. Therefore, the \$\overline{SYNC}\$ pin must stay low for at least 24 or 32 SCLK falling edges. The access cycle ends when the \$\overline{SYNC}\$ pin is deasserted high. If the access cycle contains less than the minimum clock edges, the communication is ignored. If the access cycle contains more than the minimum clock edges, only the first 24 or 32 bits are used by the device. When \$\overline{SYNC}\$ is high, the SCLK and SDIN signals are blocked, and SDO is in a Hi-Z state.

表 8-2 describes the format for an error-checking-disabled access cycle (24-bits long). The first byte input to SDIN is the instruction cycle. The instruction cycle identifies the request as a read or write command and the 6-bit address that is to be accessed. The last 16 bits in the cycle form the data cycle.

A 0 2. Oction interface Access Cycle						
BIT	FIELD	DESCRIPTION				
23	RW	Identifies the communication as a read or write command to the address register: R/W = 0 sets a write operation. R/W = 1 sets a read operation				
22	X	Don't care bit				
21-16	A[5:0]	Register address — specifies the register to be accessed during the read or write operation				
15-0	DI[15:0]	Data cycle bits: If a write command, the data cycle bits are the values to be written to the register with address A[5:0] If a read command, the data cycle bits are don't care values				

表 8-2. Serial Interface Access Cycle

Read operations require that the SDO pin is first enabled by setting the SDO-EN bit. A read operation is initiated by issuing a read command access cycle. After the read command, a second access cycle must be issued to get the requested data. The output data format is shown in 表 8-3. Data are clocked out on the SDO pin either on the falling edge or rising edge of SCLK according to the FSDO bit.

	2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0										
BIT	FIELD	DESCRIPTION									
23	RW	Echo RW from previous access cycle									
22	Х	Echo bit 22 from previous access cycle									
21-16	A[5:0]	Echo address from previous access cycle									
15-0	DO[15:0]	Readback data requested on previous access cycle									

表 8-3. SDO Output Access Cycle

8.5.2 Daisy-Chain Operation

For systems that contain several devices, the SDO pin can be used to daisy-chain the devices together. Daisy-chain operation is useful in reducing the number of serial interface lines. The SDO pin must be enabled by setting the SDO-EN bit before initiating daisy-chain operation.

The first falling edge on the SYNC pin starts the operation cycle (see 8 8-4). If more than 24 clock pulses are applied while the SYNC pin is kept low, the data ripple out of the shift register and are clocked out on the SDO pin, either on the falling edge or rising edge of SCLK according to the FSDO bit. By connecting the SDO output of the first device to the SDIN input of the next device in the chain, a multiple-device interface is constructed.

Each device in the daisy-chain system requires 24 clock pulses. As a result the total number of clock cycles must be equal to $24 \times N$, where N is the total number of devices in the daisy chain. When the serial transfer to all devices is complete, the $\overline{\text{SYNC}}$ signal is taken high. This action transfers the data from the SPI shift registers to the internal register of each device in the daisy chain, and prevents any further data from being clocked into the input shift register.




图 8-4. Serial Interface Daisy-Chain Write Cycle

8.5.3 Frame Error Checking

If the device is used in a noisy environment, error checking can be used to check the integrity of SPI data communication between the device and the host processor. This feature is enabled by setting the CRC-EN bit.

The error checking scheme is based on the CRC-8-ATM (HEC) polynomial: $x^8 + x^2 + x + 1$ (that is, 100000111). When error checking is enabled, the serial interface access cycle width is 32 bits. The normal 24-bit SPI data are appended with an 8-bit CRC polynomial by the host processor before feeding the data to the device. In all serial interface readback operations, the CRC polynomial is output on the SDO pin as part of the 32-bit cycle.

表 8-4. Error Checking Serial Interface Access Cycle

BIT	FIELD	DESCRIPTION
31	RW	Identifies the communication as a read or write command to the address register. R/W = 0 sets a write operation. R/W = 1 sets a read operation.
30	CRC-ERROR	Reserved bit. Set to zero.
29-24	A[5:0]	Register address. Specifies the register to be accessed during the read or write operation.
23-8	DI[15:0]	Data cycle bits. If a write command, the data cycle bits are the values to be written to the register with address A[5:0]. If a read command, the data cycle bits are don't care values.
7-0	CRC	8-bit CRC polynomial.

The device decodes the 32-bit access cycle to compute the CRC remainder on SYNC rising edges. If no error exists, the CRC remainder is zero and data are accepted by the device.

A write operation failing the CRC check causes the data to be ignored by the device. After the write command, a second access cycle can be issued to determine the error checking results (CRC-ERROR bit) on the SDO pin.

If there is a CRC error, the CRC-ALM bit of the status register is set to 1. The FAULT pin can be configured to monitor a CRC error by setting the CRCALM-EN bit.

表 8-5. Write Operation Error Checking Cycle

BIT	FIELD	DESCRIPTION								
31	RW	Echo RW from previous access cycle (RW = 0).								
30	CRC-ERROR	Returns a 1 when a CRC error is detected; otherwise, returns a 0.								
29-24	A[5:0]	Echo address from previous access cycle.								
23-8	DO[15:0]	Echo data from previous access cycle.								
7-0	CRC	Calculated CRC value of bits 31:8.								

A read operation must be followed by a second access cycle to get the requested data on the SDO pin. The error check result (CRC-ERROR bit) from the read command is output on the SDO pin.

As in the case of a write operation failing the CRC check, the CRC-ALM bit of the status register is set to 1, and the $\overline{\text{ALMOUT}}$ pin, if configured for CRC alerts, is set low.

表 8-6. Read Operation Error Checking Cycle

BIT	FIELD	DESCRIPTION
31	RW	Echo RW from previous access cycle (RW = 1).
30	CRC-ERROR	Returns a 1 when a CRC error is detected; otherwise, returns a 0.
29-24	A[5:0]	Echo address from previous access cycle.
23-8	DO[15:0]	Readback data requested on previous access cycle.
7-0	CRC	Calculated CRC value of bits 31:8.

Copyright © 2021 Texas Instruments Incorporated



8.6 Register Map

表 8-7 lists the memory-mapped registers for the device. All register addresses not listed should be considered as reserved locations and the register contents should not be modified.

表 8-7. Register Map

ADDR	DEGISTED	TYPE	RESET					<u> </u>			BIT DESC	RIPTION							
(HEX)	REGISTER	TYPE	(HEX)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
00	NOP	W	0000					•			NOP[15:0]							
01	DEVICEID	R	0A60 ⁽¹⁾ or 0920 ⁽²⁾							DEVICE	D[13:0]							VERSIC	NID[1:0]
02	STATUS	R	0000							RESERVED							CRC-ALM	DAC- BUSY	TEMP- ALM
03	SPICONFIG	R/W	0AA4		RESE	RVED		TEMPALM- EN	DACBUSY- EN	CRCALM- EN		RESERVED		DEV- PWDWN	CRC-EN	RSVD	SDO-EN	FSDO	RSVD
04	GENCONFIG	R/W	4000	RSVD	REF- PWDWN							RESER	VED				•		
05	BRDCONFIG	R/W	000F						RESE	RVED						DACD- BRDCAST -EN	DACC- BRDCAST -EN	DACB- BRDCAST -EN	DACA- BRDCAST -EN
06	SYNCCONFIG	R/W	0000						RESE	RVED						DACD- SYNC-EN	DACC- SYNC-EN	DACB- SYNC-EN	DACA- SYNC-EN
09	DACPWDWN	R/W	FFFF						RESE	RVED						DACD- PWDWN	DACC- PWDWN	DACB- PWDWN	DACA- PWDWN
0A	DACRANGE	W	0000		DACD-RA	NGE[3:0]			DACC-RA	NGE[3:0]			DACB-R	ANGE[3:0]			DACA-RA	NGE[3:0]	
0E	TRIGGER	R/W	0000		RESERVED SOFT-CLR ALM- RESET RESERVED SOFT- LDAC							SOFT-RE	ESET[3:0]						
0F	BRDCAST	W	0000		BRDCAST-DATA[15:0]														
10	DACA	W	0000		DACA-DATA[15:0]														
11	DACB	W	0000		DACB-DATA[15:0]														
12	DACC	W	0000		DACC-DATA[15:0]														
13	DACD	W	0000								DACD-DA	ATA[15:0]							

- Reset code for DAC81404.
- (2) Reset code for DAC61404.

34 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated

8.6.1 NOP Register (address = 00h) [reset = 0000h]

Return to Register Map.

图 8-5. NOP Register




表 8-8. NOP Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	NOP[15:0]	W	0000h	No operation. Write 0000h for proper no-operation command.

8.6.2 DEVICEID Register (address = 01h) [reset = 0A60h or 0920h]

Return to Register Map.

图 8-6. DEVICEID Register




表 8-9. DEVICEID Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-2	DEVICEID[13:0]	R	0298h	DAC81404 device ID.
			0248h	DAC61404 device ID.
1-0	VERSIONID[1:0]	R	0h	Version ID. Subject to change.

8.6.3 STATUS Register (address = 02h) [reset = 0000h]

Return to Register Map.

图 8-7. STATUS Register




表 8-10. STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-3	RESERVED	R	0000h	Reserved for factory use
2	CRC-ALM	R	0h	CRC-ALM = 1 indicates a CRC error.
1	DAC-BUSY	R	0h	DAC-BUSY = 1 indicates DAC registers are not ready for updates.
0	TEMP-ALM	R	0h	TEMP-ALM = 1 indicates die temperature is over 140°C. A thermal alarm event forces the DAC outputs to go into power-down mode.

8.6.4 SPICONFIG Register (address = 03h) [reset = 0AA4h]

Return to Register Map.

图 8-8. SPICONFIG Register

15	14	13	12	11	10	9	8
	RESE	RVED		TEMPALM-EN	DACBUSY-EN	CRCALM-EN	RESERVED
	R	-0h		R/W-1h	R/W-0h	R/W-1h	R-0h
7	6	5	4	3	2	1	0
RESE	RVED	DEV-PWDWN	CRC-EN	RESERVED	SDO-EN	FSDO	RESERVED
R-1h	R-0h	R/W-1h	R/W-0h	R-0h	R/W-1h	R/W-0h	R-0h

表 8-11. SPICONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	RESERVED	R	0h	Reserved for factory use
11	TEMPALM-EN	R/W	1h	When set to 1, a thermal alarm triggers the FAULT pin.
10	DACBUSY-EN	R/W	0h	When set to 1, the FAULT pin is set between DAC output updates. Contrary to other alarm events, this alarm resets automatically.
9	CRCALM-EN	R/W	1h	When set to 1, a CRC error triggers the FAULT pin
8-6	RESERVED	R	2h	Reserved for factory use
5	DEV-PWDWN	R/W	1h	DEV-PWDWN = 1 sets the device in power-down mode. DEV-PWDWN = 0 sets the device in active mode.
4	CRC-EN	R/W	0h	When set to 1, frame error checking is enabled.
3	RESERVED	R	0h	Reserved for factory use
2	SDO-EN	R/W	1h	When set to 1, the SDO pin is operational.
1	FSDO	R/W	Oh	Fast SDO bit (half-cycle speedup). When 0, SDO updates on SCLK rising edges. When 1, SDO updates on SCLK falling edges.
0	RESERVED	R	0h	Reserved for factory use

8.6.5 GENCONFIG Register (address = 04h) [reset = 4000h]

Return to Register Map.

图 8-9. GENCONFIG Register

15	14	13	12	11	10	9	8		
RESERVED	REF-PWDWN			RESE	RVED				
R-0h	R/W-1h			R-0	00h				
7	6	5	4	3	2	1	0		
		RESERVED							
	R-00h								

表 8-12. GENCONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	RESERVED	R	0h	Reserved for factory use
14	REF-PWDWN	R/W		REF-PWDWN = 1 powers down the internal reference. REF-PWDWN = 0 activates the internal reference.
13-0	RESERVED	R	0000h	Reserved for factory use

8.6.6 BRDCONFIG Register (address = 05h) [reset = 000Fh]

Return to Register Map.

图 8-10. BRDCONFIG Register




表 8-13. BRDCONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-4	RESERVED	R	000h	Reserved for factory use
3	DACD-BRDCAST-EN	R/W		When set to 1, the corresponding DAC is set to update the output to
2	DACC-BRDCAST-EN	R/W	i in	the value set in the BDCAST register. When cleared to 0, the corresponding DAC output remains
1	DACB-BRDCAST-EN	R/W	1h	unaffected by a BRDCAST command.
0	DACA_BRDCAST-EN	R/W	1h	

8.6.7 SYNCCONFIG Register (address = 06h) [reset = 0000h]

Return to Register Map.

图 8-11. SYNCCONFIG Register




表 8-14. SYNCCONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-4	RESERVED	R	000h	Reserved for factory use
3	DACD_SYNC_EN	R/W	0h	When set to 1, the corresponding DAC is set to update in response
2	DACC_SYNC_EN	R/W	0h	to an LDAC trigger (synchronous mode). When cleared to 0, the corresponding DAC output is set to update
1	DACB_SYNC_EN	R/W	0h	immediately on SYNC rising edge (asynchronous mode).
0	DACA_SYNC_EN	R/W	0h	



8.6.8 DACPWDWN Register (address = 09h) [reset = FFFFh]

Return to Register Map.

图 8-12. DACPWDWN Register




表 8-15. DACPWDWN Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-4	RESERVED	R	FFFh	Reserved for factory use
3	DACD-PWDWN	R/W		When set to 1, the corresponding DAC is in power-down mode, and
2	DACC-PWDWN	R/W	1h	the output is connected to ground through a 10-k Ω internal resistor.
1	DACB-PWDWN	R/W	1h	
0	DACA-PWDWN	R/W	1h	

8.6.9 DACRANGE Register (address = 0Ah) [reset = 0000h]

Return to Register Map.

图 8-13. DACRANGE Register

		•	•	•						
15	14	13	12	11	10	9	8			
	DACD-RA	ANGE[3:0]		DACC-RANGE[3:0]						
	W-	-0h		W-0h						
7	6	5	4	3	2	1	0			
	DACB-RA	NGE[3:0]		DACA-RANGE[3:0]						
	W-	-0h		W-0h						

表 8-16. DACRANGE Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	DACD-RANGE[3:0]	W	0h	Sets the output range for the corresponding DAC.
11-8	DACC-RANGE[3:0]	W	0h	0000: 0 V to 5 V 1000: 0 V to 6 V
7-4	DACB-RANGE[3:0]	W	0h	0001: 0 V to 10 V
3-0	DACA-RANGE[3:0]	W	Oh	1001: 0 V to 12 V 0010: 0 V to 20 V 1010: 0 V to 24 V 0011: 0 V to 40 V 0101: -5 V to +5 V 1101: -6 V to +6 V 0110: -10 V to +10 V 1110: -12 V to +12 V 0111: -20 V to +20 V All others: invalid

8.6.10 TRIGGER Register (address = 0Eh) [reset = 0000h]

Return to Register Map.

图 8-14. TRIGGER Register

15	14	13	12	11	11 10		8				
		RESE			SOFT-CLR	ALM-RESET					
	W-0h	W-0h									
7	6	5	4 3 2		1	0					
	RESERVED		SOFT-LDAC	SOFT-RESET[3:0]							
	W-0h		W-0h		W	-0h					

表 8-17. TRIGGER Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-10	RESERVED	W	00h	Reserved for factory use
9	SOFT-CLR	W	0h	Set this bit to 1 to clear all DAC outputs.
8	ALM-RESET	W	0h	Set this bit to 1 to clear an alarm event. Not applicable for a DAC-BUSY alarm event.
7-5	RESERVED	W	0h	Reserved for factory use
4	SOFT-LDAC	W	0h	Set this bit to 1 to synchronously load the DACs that have been set in synchronous mode in the SYNCCONFIG register.
3-0	SOFT_RESET[3:0]	W	0h	Set these bits to reserved code 1010 to reset the device to the default state.

8.6.11 BRDCAST Register (address = 0Fh) [reset = 0000h]

Return to Register Map.

图 8-15. BRDCAST Register




表 8-18. BRDCAST Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	BRDCAST_DATA[15:0]	W	0000h	Writing to the BRDCAST register forces the DAC channels that have been set to broadcast in the BRDCONFIG register to update the data register data to BRDCAST-DATA.
				Data are MSB aligned in straight-binary format:
				DAC81404: { DATA[15:0] }
				DAC61404: { DATA[11:0], x, x, x, x }
				x - Don't care bits



8.6.12 DACn Register (address = 10h to 13h) [reset = 0000h]

Return to Register Map.

图 8-16. DACn Register




表 8-19. DACn Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	DACn-DATA[15:0]	W	0000h	Stores the data to be loaded to DACn in MSB-aligned, straight-binary format:
				DAC81404: { DATA[15:0] }
				DAC61404: { DATA[11:0], x, x, x, x }
				x - Don't care bits

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



9 Application and Implementation

Note

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

A primary application of this device is programmable power supplies commonly used in automated test and laboratory equipment, where high precision and programmable voltage ranges are important considerations. This device, with an excellent linearity of ±1 LSB INL and inherently monotonic design, meets the criteria for these applications. Apart from class-leading noise and drift performance, the per-channel programmable output ranges make this device an excellent choice for a wide range of programmable power-supply designs.

9.2 Typical Application

Programmable power supplies are important building blocks in automated test equipments, semiconductor test and bench top instrumentation units. The DAC is used to set the programmable voltage and a power stage is designed to handle the output current requirements in these systems.

9-1 shows a simplified diagram to design such a programmable power supply unit.




图 9-1. Programmable Power Supply

9.2.1 Design Requirements

Voltage range: ±10 V, ±20 V, 0 V to 40 V

· Current range: 200 mA

9.2.2 Detailed Design Procedure

The DAC81404 is an excellent choice for this application because of the device exceptional linearity and noise performance. The maximum bipolar output voltage requirement is ± 20 V; therefore, set the AV_{DD} and AV_{SS} supplies to 21 V and -21 V, respectively. For a unipolar output range, set the AV_{DD} supply to 41 V for a full-scale output voltage of 40 V. In unipolar designs, the AV_{SS} supply can be tied to ground. In all cases, the supply voltages must be selected so that the AV_{DD} - AV_{SS} voltage does not exceed 41.5 V.

The output stage is designed as a standard class AB output because of the design simplicity. A current limit stage can be designed to limit the current in the output stage during a short-circuit event.

A simple diode-and-resistor-based biasing is chosen for the class AB output stage. A small constant current flows through the series circuit of R1, D1, D2 and R2, producing symmetrical voltage drops on either side of the input. With no input voltage applied, the point between the two diodes is 0 V. As current flows through the chain, there is a forward-bias voltage drop of approximately 0.7 V across the diodes that are applied to the base-emitter junctions of the switching transistors. Therefore, the voltage drop across the diodes biases the base of transistor T1 to approximately 0.7 V, and the base of transistor T2 to approximately -0.7 V. Therefore, the two silicon diodes provide a constant voltage drop of approximately 1.4 V between the two bases biasing them above cutoff.


Current and voltage is sensed and fed to an ADC to close the loop for the completion of the circuit. The device has sense connections for sensing the output and load ground voltages. One of the key features of this device is load-ground voltage compensation, which can be used in this design. The load ground and device ground difference must be within ±12 V.


The R1 and R2 values are decided by how much quiescent current is required by the design biasing scheme.

9-2 and

9-3 show simulation results of the output voltage programmed from −10 V to +10 V, while providing a constant 100 mA current to the load.

9.2.3 Application Curves





Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

10 Power Supply Recommendations

The device requires four power-supply inputs: IOVDD, DVDD, AVDD, and AVSS. A 0.1- μ F ceramic capacitor must be connected close to each power-supply pin. In addition, a 4.7- μ F or 10- μ F bulk capacitor is recommended for each power supply. Tantalum or aluminum types can be chosen for the bulk capacitors.

There is no sequencing requirement for the power supplies. The DAC output range is configurable; therefore, sufficient power-supply headroom is required to achieve linearity at codes close to the power-supply rails. When sourcing or sinking current from or to the DAC output, make sure to account for the effects of power dissipation on the temperature of the device, and ensure the device does not exceed the maximum junction temperature.

11 Layout

11.1 Layout Guidelines

Printed circuit board (PCB) layout plays a significant role in achieving desired ac and dc performance from the device. The device has a pinout that supports easy splitting of the noisy and quiet grounds. The digital and analog signals are available on separate sides of the package for easy layout.

11-1 shows an example layout where the different ground planes have been clearly demarcated, as well as the best position for the single-point shorts between the planes.

For best power-supply bypassing, place the bypass capacitors close to the respective power-supply pins. Provide unbroken ground reference planes for the digital signal traces, especially for the SPI and $\overline{\text{LDAC}}$ signals. The $\overline{\text{RST}}$ and $\overline{\text{FAULT}}$ signals are static lines; therefore these lines can lie on the analog side of the ground plane.

11.2 Layout Example




图 11-1. Layout Example



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

Texas Instruments, BP-DAC81404EVM, BP-DAC61402EVM user's guide

12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击 订阅更新 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com/legal/termsofsale.html) 或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司 www.ti.com 29-May-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DAC61404RHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D61404	Samples
DAC61404RHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D61404	Samples
DAC81404RHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D81404	Samples
DAC81404RHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D81404	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

www.ti.com 29-May-2021

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 30-May-2021

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All ullilensions are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC61404RHBR	VQFN	RHB	32	3000	330.0	12.4	5.25	5.25	1.1	8.0	12.0	Q2
DAC61404RHBT	VQFN	RHB	32	250	180.0	12.5	5.25	5.25	1.1	8.0	12.0	Q2
DAC81404RHBR	VQFN	RHB	32	3000	330.0	12.4	5.25	5.25	1.1	8.0	12.0	Q2
DAC81404RHBT	VQFN	RHB	32	250	180.0	12.5	5.25	5.25	1.1	8.0	12.0	Q2

www.ti.com 30-May-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC61404RHBR	VQFN	RHB	32	3000	338.0	355.0	50.0
DAC61404RHBT	VQFN	RHB	32	250	205.0	200.0	33.0
DAC81404RHBR	VQFN	RHB	32	3000	338.0	355.0	50.0
DAC81404RHBT	VQFN	RHB	32	250	205.0	200.0	33.0

5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A





PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Digital to Analog Converters - DAC category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below:

HI5660/6IA HI5660IB HI5731BIB HI5741BIBZ HI5760BIB HI5860IB ISL5629IN ISL5729IN ISL5857IA ISL5857IB ISL5861IB
ISL5927IN ISL5961IA TLV5614IDR AD5689RBRUZ-RL7 AD7528JPZ-REEL AD5064BRUZ-1REEL7 AD5664RBRMZ-5REEL7
MS5620 DAC60508ZRTER DAC8411IDCKR AD5676RARUZ-REEL7 LTC2654BIGN-L16#PBF AD5781ARUZ-REEL7
AD5667RBRMZ-2REEL7 AD5686RBRUZ-RL7 AD5696BRUZ-RL7 MS5314 DAC8560IDDGKR DAC81401PWR DAC8728SPAGR
ADV7125BCPZ170-RL LTC2642CMS-12#TRPBF AD5413BCPZ-RL7 AD5541ARZ-REEL7 AD5732AREZ-REEL7 AD5640CRMZ2REEL7 LTC2642CMS-16#TRPBF AD5781BRUZ-REEL7 LTC1658IMS8#TRPBF AD5674RBCPZ-1-RL7 AD5667RBRMZ-1REEL7
AD5449YRUZ-REEL LTC2621IDD-1#TRPBF LTC2633AHTS8-LI12#TRMPBF CLM5615ID MS5541 MS4344 MS5542 MS9708