# **16-BIT, QUAD CHANNEL, ULTRA-LOW GLITCH, VOLTAGE OUTPUT DIGITAL-TO-ANALOG CONVERTER**

- •
- •
- • **MicroPower Operation: 150**µ**A per Channel at 2.7V**
- •

**Burr-Brown Products** from Texas Instruments

- •
- •**16-Bit Monotonic Over Temperature**
- •
- •**Ultra-Low AC Crosstalk: –100dB Typ**
- •
- 
- •**Double Buffered Input Architecture**
- •
- •**Binary and 2's Complement Capability**
- •**Asynchronous Clear to Zero-Scale and**
- •**1.8V to 5.5V Logic Compatibility**
- •

### **APPLICATIONS**

- •**Portable Instrumentation**
- •**Closed-Loop Servo-Control**  $-40^{\circ}$ C to +105°C.
- •**Process Control**
- •**Data Acquisition Systems**
- •**Programmable Attenuation**
- •**PC Peripherals**

### **FEATURES DESCRIPTION**

**Relative Accuracy: 4LSB** The DAC8555 is a 16-bit, quad channel, voltage **Glitch Energy: 0.15nV-s** output digital-to-analog converter (DAC) offering low-power operation and <sup>a</sup> flexible serial host interface. It offers monotonicity, good linearity, and exceptionally low glitch. Each on-chip precision **Power-On Reset to Zero-Scale or Midscale** output amplifier allows rail-to-rail output swing to be **Power Supply: +2.7V to +5.5V bigger by has a supply range of 2.7V** to 5.5V. The device supports <sup>a</sup> standard 3-wire serial interface capable of operating with input data clock **Settling Time:** 10 $\mu$ **s to**  $\pm$ **0.003% FSR** frequencies up to 50MHz for IOV<sub>DD</sub> = 5V.

The DAC8555 requires an external reference voltage **Low-Power SPI™-Compatible Serial Interface** to set the output range of each DAC channel. Also with Schmitt-Triggered Inputs: Up to 50MHz incorporated into the device is a power-on reset  $\mathbf{S}$  **Incorporated** into the device is a power-on reset • **On-Chip Output Buffer Amplifier with** circuit, which can be programmed to ensure that the **Rail-to-Rail Operation Contract Contract Contract Contract DAC** outputs power up at zero-scale or midscale and remain there until <sup>a</sup> valid write takes place. The device also has the capability to function in both **Simultaneous or Sequential Output Update** binary and 2's complement mode. The DAC8555 **and Power-Down provides** a per channel power-down feature, accessed over the serial interface, that reduces the current consumption to 175nA per channel at 5V.

**Midscale** The low-power consumption of this device in normal operation makes it ideally suited to portable battery operated equipment and other low-power **Available in a TSSOP-16 Package** and **a applications**. The power consumption is 5mW at 5V, reducing to 4µW in power-down mode.

> The DAC8555 is available in <sup>a</sup> TSSOP-16 package with <sup>a</sup> specified operating temperature range of

### **FUNCTIONAL BLOCK DIAGRAM**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas ÆÑ Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI, QSPI are trademarks of Motorola, Inc.

Microwire is a trademark of National Semiconductor. All other trademarks are the property of their respective owners.





## **DAC8555**



#### **SLAS475B–NOVEMBER 2005–REVISED OCTOBER 2006**

 $\mathcal{F}_{\mathcal{F}}$ 

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### **PACKAGING/ORDERING INFORMATION(1)**



(1) For the most current package and ordering information, see the Package Option Addendum at the end of this data sheet, or see the TI web site at www.ti.com.

### **ABSOLUTE MAXIMUM RATINGS(1)**



(1) Stresses above those listed under absolute maximum ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $V_{DD}$  = 2.7V to 5.5V, all specifications –40°C to +105°C (unless otherwise noted).



(1) Linearity calculated using <sup>a</sup> reduced code range of 485 to 64741; output unloaded.

(2) Ensured by design and characterization; not production tested.

## **ELECTRICAL CHARACTERISTICS (continued)**

 $V_{DD} = 2.7V$  to 5.5V, all specifications  $-40^{\circ}$ C to +105°C (unless otherwise noted).



(3) Ensured by design and characterization; not production tested.

### **PIN CONFIGURATION**



### **PIN DESCRIPTIONS**



### **SERIAL WRITE OPERATION**



## **TIMING REQUIREMENTS(1)(2)**





(1) All input signals are specified with t<sub>R</sub> = t<sub>F</sub> = 3ns (10% to 90% of AV<sub>DD</sub>) and timed from a voltage level of (V<sub>IL</sub> + V<sub>IH</sub>)/2.

(2) See Serial Write Operation timing diagram.

(3) Maximum SCLK frequency is 50MHz at IOV $_{\sf DD}$  = AV $_{\sf DD}$  = 3.6V to 5.5V and 25 MHz at IOV $_{\sf DD}$  = AV $_{\sf DD}$  = 2.7V to 3.6V.

## **TYPICAL CHARACTERISTICS:**  $V_{DD} = 5V$

At  $T_A$  = +25°C, unless otherwise noted.













**Figure 1. Figure 2.**

**DIFFERENTIAL LINEARITY ERROR DIFFERENTIAL LINEARITY ERROR**





**vs TEMPERATURE vs TEMPERATURE**





### **TYPICAL CHARACTERISTICS:**  $V_{DD} = 5V$  **(continued)**

At  $T_A$  = +25°C, unless otherwise noted.







**FULL-SCALE SETTLING TIME: 5V RISING EDGE FULL-SCALE SETTLING TIME: 5V FALLING EDGE**















**Figure 11. Figure 12.**

### **TYPICAL CHARACTERISTICS:**  $V_{DD}$  **= 5V (continued)**

#### At  $T_A$  = +25°C, unless otherwise noted.









### **HALF-SCALE SETTLING TIME: 5V RISING EDGE HALF-SCALE SETTLING TIME: 5V FALLING EDGE**

**www.ti.com**

Texas **TRUMENTS** 



**Figure 13. Figure 14.**

#### **GLITCH ENERGY: 5V, 1LSB STEP, RISING EDGE GLITCH ENERGY: 5V, 1LSB STEP, FALLING EDGE**











#### J.i **TEXAS INSTRUMENTS www.ti.com**

**SLAS475B–NOVEMBER 2005–REVISED OCTOBER 2006**

## **TYPICAL CHARACTERISTICS:**  $V_{DD}$  **= 5V (continued)**

#### At  $T_A$  = +25°C, unless otherwise noted.





## Time (400ns/div)

### **GLITCH ENERGY: 5V, 256LSB STEP, RISING EDGE GLITCH ENERGY: 5V, 256LSB STEP, FALLING EDGE**



#### **Figure 19. Figure 20.**

# **SIGNAL-TO-NOISE RATIO**



#### **OUTPUT NOISE DENSITY vs OUTPUT FREQUENCY**





## **TYPICAL CHARACTERISTICS:**  $V_{DD} = 2.7V$

At  $T_A$  = +25°C, unless otherwise noted.













**DIFFERENTIAL LINEARITY ERROR DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE vs DIGITAL INPUT CODE**





**vs TEMPERATURE vs TEMPERATURE**





### **TYPICAL CHARACTERISTICS:**  $V_{DD}$  **= 2.7V (continued)**

At  $T_A$  = +25°C, unless otherwise noted.













#### **FULL-SCALE SETTLING TIME: 2.7V RISING EDGE FULL-SCALE SETTLING TIME: 2.7V FALLING EDGE**



**Figure 31. Figure 32.**

#### **HALF-SCALE SETTLING TIME: 2.7V RISING EDGE HALF-SCALE SETTLING TIME: 2.7V FALLING EDGE**



### **TYPICAL CHARACTERISTICS:**  $V_{DD}$  **= 2.7V (continued)**

### At  $T_A$  = +25°C, unless otherwise noted.







**www.ti.com**

Texas **TRUMENTS** 



#### **GLITCH ENERGY: 2.7V, 16LSB STEP, RISING EDGE GLITCH ENERGY: 2.7V, 16LSB STEP, FALLING EDGE**







1.0X Horz

Ch1 Zoom: 50.0X Vert





### **TYPICAL CHARACTERISTICS:**  $V_{DD} = 5V$  and 2.7V

At  $T_A$  = +25°C, unless otherwise noted.









Submit Documentation Feedback 13



**Figure 41. Figure 42.**





## **THEORY OF OPERATION**

### **DAC SECTION**

The architecture of each channel of the DAC8555 consists of <sup>a</sup> resistor-string DAC followed by an output buffer amplifier. Figure 45 shows <sup>a</sup> simplified block diagram of the DAC architecture.



**Figure 45. DAC8555 Architecture**

The input coding for each device can be 2's complement or unipolar straight binary, so the ideal output voltage is given by:

$$
V_{\text{OUT}}X = 2 \times V_{\text{REF}}L + \left(V_{\text{REF}}H - V_{\text{REF}}L\right) \times \frac{D_{\text{IN}}}{65536}
$$

where  $D_{IN}$  = decimal equivalent of the binary code that is loaded to the DAC register; it can range from 0 to 65535.

### **RESISTOR STRING**

The resistor string section is shown in Figure 46. It is simply <sup>a</sup> divide-by-2 resistor followed by <sup>a</sup> string of **Figure 46. Resistor String** resistors. The code loaded into the DAC register determines at which node on the string the voltage is The write sequence begins by bringing the  $\overline{\text{SYNC}}$ <br>tapped off. This voltage is then applied to the output line LOW. Data from the  $D_{\text{av}}$  line are clocked into th tapped off. This voltage is then applied to the output line LOW. Data from the  $D_{\text{IN}}$  line are clocked into the amplifier by closing one of the switches connecting 24-bit shift register on each falling edge of SCLK.

### **OUTPUT AMPLIFIER**

Each output buffer amplifier is capable of generating rail-to-rail voltages on its output that approaches an output range of 0V to  $AV_{DD}$  (gain and offset errors must be taken into account). Each buffer is capable of driving <sup>a</sup> load of 2kΩ in parallel with 1000pF to GND. The source and sink capabilities of the output amplifier can be seen in the Typical Characteristics.

### **SERIAL INTERFACE**

SCLK, and D<sub>IN</sub>), which is compatible with SPI, the SPI interface; no data transfer occurs. QSPI™, and Microwire™ interface standards, as well as most DSPs. See the Serial Write Operation timing diagram for an example of <sup>a</sup> typical write sequence.



24-bit shift register on each falling edge of SCLK. the string to the amplifier. The serial clock frequency can be as high as 50MHz, making the DAC8555 compatible with high-speed DSPs. On the 24th falling edge of the serial clock, the last data bit is clocked into the shift register and the shift register gets locked. Further clocking does not change the shift register data. Once 24 bits are locked into the shift register, the eight MSBs are used as control bits and the 16 LSBs are used as data. After receiving the 24th falling clock edge, the DAC8555 decodes the eight control bits and 16 data bits to perform the required function, without waiting for <sup>a</sup> SYNC rising edge. A new SPI sequence starts at the next falling edge of SYNC. A rising edge of The DAC8555 uses a 3-wire serial interface ( $\overline{\text{SYNC}}$ ,  $\overline{\text{SYNC}}$  before the 24-bit sequence is complete resets  $\text{SCI K}$  and  $\overline{\text{D}}_{\text{N}}$ ) which is compatible with SPI interface; no data transfer occurs.

After the 24th falling edge of SCLK is received, the SYNC line may be kept LOW or brought HIGH. In either case, the minimum delay time from the 24th falling SCLK edge to the next falling SYNC edge must be met in order to properly begin the next cycle.

To assure the lowest power consumption of the Reset. The RST pin must be brought back to high device, care should be taken that the levels are as close to each rail as possible. (Refer to the Typical Characteristics section for Figure 41, the Supply If the RSTSEL pin is high, RST signal going low<br>Current vs Logic lnput Voltage transfer characteristic structure is all outputs to midscale. If the RSTSEL pin is Current vs Logic Input Voltage transfer characteristic curve.) **Lowe** curve. The curve of the c

### **IOV<sub>DD</sub>** AND VOLTAGE TRANSLATORS

The IOV<sub>DD</sub> pin powers the the digital input structures of the DAC8555. For single-supply operation, it can The input shift register (SR) of the DAC8555 is 24<br>be tied to AV<sub>DD</sub>. For dual-supply operation, the bits wide, as shown in Figure 47, and is made up of be tied to AV<sub>DD</sub>. For dual-supply operation, the bits wide, as shown in Figure 47, and is made up of IOV<sub>DD</sub> pin provides interface flexibility with various eight control bits (DB23–DB16) and 16 data bits CMOS logic families and should be connected to the  $\hskip1cm$  (DB15–DB0). DB23 and DB22 should always be '0'. logic supply of the system. Analog circuits and internal logic of the DAC8555 use  $AV<sub>DD</sub>$  as the supply voltage. The external logic high inputs get translated to  $AV_{DD}$  by level shifters. These level shifters use the  $IOV<sub>DD</sub>$  voltage as a reference to shift the incoming logic HIGH levels to  $AV_{DD}$ . IOV<sub>DD</sub> is ensured to operate from 2.7V to 5.5V regardless of the  $AV<sub>DD</sub>$  voltage, which ensures compatibility with various logic families. Although specified down to 2.7V,  $IOV<sub>DD</sub>$  will operate at as low as 1.8V with degraded timing and temperature performance. For lowest power consumption, logic  $V_{H}$  levels should be as close as possible to  $IOV_{DD}$ , and logic  $V_{IL}$  levels should be as close as possible to GND voltages.

#### **SLAS475B–NOVEMBER 2005–REVISED OCTOBER 2006**

### **ASYNCHRONOUS CLEAR**

The DAC8555 output is asynchronously set to zero-scale voltage or midscale voltage (depending on RSTSEL) immediately after the RST pin is brought low. The RST signal resets all internal registers, and therefore, behaves like the Power-On before <sup>a</sup> write sequence is started.

zero-scale. RSTSEL should be set at power up.

### **INPUT SHIFT REGISTER**

LD1 (DB21) and LD0 (DB20) control the updating of each analog output with the specified 16-bit data value or power-down command. Bit DB19 is <sup>a</sup> don't care bit that does not affect the operation of the DAC8555, and can be '1' or '0'. The DAC channel select bits (DB18, DB17) control the destination of the data (or power-down command) from DAC A through DAC D. The final control bit, PD0 (DB16), selects the power-down mode of the DAC8555 channels.

DB <sub>23</sub>											DB12
0	$\sim$ U	LD <sub>1</sub>	LD <sub>0</sub>	⌒	DAC Select 1	DAC Select 0	P <sub>D</sub> <sub>0</sub>	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>
<b>DB11</b>											DB <sub>0</sub>
D <sub>11</sub>	D <sub>10</sub>	D <sub>9</sub>	D8	D7	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>

**Figure 47. DAC8555 Data Input Register Format**

The DAC8555 also supports a number of different DB16 is a power-down flag. If this flag is set, then

**DB21 <sup>=</sup> 0 and DB20 <sup>=</sup> 0: Single-channel store.** The temporary register (data buffer) corresponding to <sup>a</sup> DAC selected by DB18 and DB17 is updated with the contents of SR data (or power-down).

The temporary register and DAC register corresponding to <sup>a</sup> DAC selected by DB18 and DB17 are updated with the contents of SR data (or power-down).

**DB21 <sup>=</sup> 1 and DB20 <sup>=</sup> 0: Simultaneous update.** A channel selected by DB18 and DB17 gets updated with the SR data, and simultaneously, all the other channels get updated with previous stored data (or power-down) from temporary registers.

**DB21 <sup>=</sup> 1 and DB20 <sup>=</sup> 1: Broadcast update.** If  $DB18 = 0$ , then SR data gets ignored, all channels get updated with previously stored data (or power-down). If  $DB18 = 1$ , then SR data (or power-down) updates all channels.

Power-down/data selection is as follows:

load commands. The load commands can be DB15 and DB14 select one of the four power-down summarized as follows: modes of the device as described in Table 1. If DB16 = 1, DB15 and DB14 no longer represent the two MSBs of data, but represent <sup>a</sup> power-down condition described in Table 1. Similar to data, power-down conditions can be stored at the temporary registers of each DAC. It is possible to update DACs **DB21 <sup>=</sup> 0 and DB20 <sup>=</sup> 1: Single-channel update.** simultaneously either with data, power-down, or <sup>a</sup>

**www.ti.com**

Texas **ISTRUMENTS** 

Refer to Table 2 for more information.







**Table 2. Control Matrix**

In a normal write sequence, the  $\overline{\text{SYNC}}$  line is kept LOW for at least 24 falling edges of SCLK and the The DAC8555 contains a power-on reset circuit that addressed DAC register is updated on the 24th controls the output voltage during power-up. addressed DAC register is updated on the 24th controls the output voltage during power-up.<br>falling edge. However, if SYNC is brought HIGH Depending on RSTSEL signal, on power-up, the falling edge. However, if SYNC is brought HIGH before the 24th falling edge, it acts as an interrupt to DAC registers are reset and the output voltages are the write sequence; the shift register is reset and the set to zero-scale (RSTSEL = 0) or midscale the write sequence; the shift register is reset and the set to zero-scale  $(RSTSEL = 0)$  or midscale write sequence is discarded. Neither an update of  $(RSTSEL = 1)$ ; they remain that way until a valid the data buffer contents, DAC register contents, nor<br>
a change in the operating mode occurs (see respective DAC channel. The power-on reset is a change in the operating mode occurs (see respective DAC channel. The power-on reset is<br>Figure 48).

**SLAS475B–NOVEMBER 2005–REVISED OCTOBER 2006**

### **SYNC INTERRUPT POWER-ON RESET TO ZERO-SCALE/MIDSCALE**

(RSTSEL = 1); they remain that way until a valid useful in applications where it is important to know the state of the output of each DAC while the device is in the process of powering up.



**Figure 48. Interrupt and Valid SYNC Timing**

### **POWER-DOWN MODES**

The DAC8555 uses four modes of operation. These modes are accessed by setting three bits (PD2, PD1, and PD0) in the shift register and performing <sup>a</sup> Load action to the DACs. The DAC8555 offers <sup>a</sup> very flexible power-down interface based on channel register operation. A channel consists of <sup>a</sup> single 16-bit DAC with power-down circuitry, <sup>a</sup> temporary storage register (TR), and <sup>a</sup> DAC register (DR). TR and DR are both 18 bits wide. Two MSBs represent <sup>a</sup> power-down condition and 16 LSBs represent data for TR and DR. By adding bits 17 and 18 to TR and DR, <sup>a</sup> power-down condition can be temporarily stored and used as data. Internal circuits ensure that DB15 and DB14 are transferred to TR17 and TR16 (DR17 and DR16), when DB16 <sup>=</sup> '1'.

The DAC8555 treats the power-down condition as data; all the operational modes are still valid for power-down. It is possible to broadcast <sup>a</sup> power-down condition to all the DAC8555s in <sup>a</sup> system, or it is possible to simultaneously power-down <sup>a</sup> channel while updating data on other channels.

DB16, DB15, and DB14 <sup>=</sup> '100' (or '111') represent <sup>a</sup> power-down condition with Hi-Z output impedance for <sup>a</sup> selected channel. '101' represents <sup>a</sup> power-down condition with 1kΩ output impedance and '110' represents <sup>a</sup> power-down condition with 100kΩ output impedance.

Individual channels can be separately powered down, reducing the total power consumption. When all channels are powered down, the DAC8555 power consumption drops below 2µA. There is no power-up command. When <sup>a</sup> channel is updated with data, it

**www.ti.com**

Texas **ISTRUMENTS** 

automatically exits power-down. All channels exit power-down simultaneously after <sup>a</sup> broadcast data update. The time to exit power-down is approximately 5µs. See Table 1 and Table 2 for power-down operation details.



**Figure 49. Output Stage During Power-Down (High-Impedance)**

### **OPERATION EXAMPLES**

### **Example 1: Write to Data Buffer A Through Buffer D; Load DAC A Through DAC D Simultaneously**

• 1st — Write to data buffer A:



• 2nd — Write to data buffer B:



•3rd — Write to data buffer C:



•4th — Write to data buffer D and simultaneously update all DACs:



The DAC A, DAC B, DAC C, and DAC D analog outputs simultaneously settle to the specified values upon completion of the 4th write sequence. (The DAC voltages update simultaneously after the 24th SCLK falling edge of the 4th write cycle).

### **Example 2: Load New Data to DAC A Through DAC D Sequentially**

• 1st — Write to data buffer A and load DAC A: DAC A output settles to specified value upon completion:



• 2nd — Write to data buffer B and load DAC B: DAC B output settles to specified value upon completion:



• 3rd — Write to data buffer C and load DAC C: DAC C output settles to specified value upon completion:



•4th — Write to data buffer D and load DAC D: DAC D output settles to specified value upon completion:



After completion of each write cycle, DAC analog output settles to the voltage specified.

### Example 3: Power Down DAC A and DAC B to 1k $\Omega$  and Power Down DAC C and DAC D to 100k $\Omega$ **Simultaneously**

 $\bullet$ Write power-down command to data buffer A: DAC A to 1k $\Omega$ .



#### • Write power-down command to data buffer B: DAC B to 1kΩ.



### • Write power-down command to data buffer C: DAC C to 1kΩ.



•Write power-down command to data buffer D: DAC D to 100kΩ and simultaneously update all DACs.



The DAC A, DAC B, DAC C, and DAC D analog outputs simultaneously power down to each respective specified mode upon completion of the 4th write sequence.

### **Example 4: Power Down DAC A Through DAC D to High-Impedance Sequentially:**

• Write power-down command to data buffer A and load DAC A: DAC A output = Hi-Z:



• Write power-down command to data buffer B and load DAC B: DAC B output = Hi-Z:



#### •Write power-down command to data buffer C and load DAC C: DAC C output = Hi-Z:



#### •Write power-down command to data buffer D and load DAC D: DAC D output = Hi-Z:



The DAC A, DAC B, DAC C, and DAC D analog outputs sequentially power down to high-impedance upon completion of the 1st, 2nd, 3rd, and 4th write sequences, respectively.

### **LDAC FUNCTIONALITY**

The DAC8555 offers both a software and hardware simultaneous update function. The DAC8555 double-buffered architecture has been designed so that new data can be entered for each DAC without disturbing the analog outputs. The software simultaneous update capability is controlled by the load 1 (LD1) and load 0 (LD0) control bits. By setting load  $1 = 1$  all of the DAC registers will be updated on the falling edge of the 24th clock signal. When the the falling edge of the 24th clock signal. When the For normal operation, the enable pin must be tied to the new data has been entered into the device, all of the a logic low. If the enable pin is tied high, the new data has been entered into the device, all of the a logic low. If the enable pin is tied high, the DAC outputs can be updated simultaneously and DAC8555 stops listening to the serial port. This DAC outputs can be updated simultaneously and DAC8555 stops listening to the serial port. This port. This vinchronously with the clock.

DAC8555 data updates are synchronized with the falling edge of the 24th SCLK cycle, which follows <sup>a</sup> falling edge of SYNC. For such synchronous updates, the LDAC pin is not required and it must be connected to GND permanently. The LDAC pin is used as <sup>a</sup> positive edge triggered timing signal for asynchronous DAC updates. Data buffers of all

#### **SLAS475B–NOVEMBER 2005–REVISED OCTOBER 2006**

channels must be loaded with desired data before LDAC is triggered. After <sup>a</sup> low-to-high LDAC transition, all DACs are simultaneously updated with the contents of the corresponding data buffers. If the contents of <sup>a</sup> data buffer are not changed by the serial interface, the corresponding DAC output will remain unchanged after the LDAC trigger.

### **ENABLE PIN**

feature can be useful for applications that share the same serial port.

### **TEXAS STRUMENTS www.ti.com**

### **MICROPROCESSOR INTERFACING DAC8555 to 68HC11 Interface**

### **DAC8555 to 8051 Interface**

See Figure 50 for a serial interface between the the 68HC11 drives the SCLK of the DAC8555, while<br>DAC8555 and a typical 8051-type microcontroller. the MOSI output drives the serial data line of the DAC8555 and a typical 8051-type microcontroller. The MOSI output drives the serial data line of the DAC. The setup for the interface is as follows: TXD of the DAC. The SYNC signal is derived from a port line The setup for the interface is as follows: TXD of the  $\overline{D}$  DAC. The SYNC signal is derived a port line DAC8555. while RXD (PC7), similar to the 8051 diagram. 8051 drives SCLK of the DAC8555, while RXD drives the serial data line of the device. The SYNC signal is derived from <sup>a</sup> bit-programmable pin on the port of the 8051. In this case, port line P3.3 is used. When data are to be transmitted to the DAC8555, P3.3 is taken LOW. The 8051 transmits data in 8-bit bytes; thus, only eight falling clock edges occur in the transmit cycle. To load data to the DAC, P3.3 is left LOW after the first eight bits are transmitted, then <sup>a</sup> second and third write cycle are initiated to transmit the remaining data. P3.3 is taken HIGH **Figure 52. DAC8555 to 68HC11 Interface** following the completion of the third write cycle. The 8051 outputs the serial data in a format that presents The 68HC11 should be configured so that its CPOL<br>the LSB first, while the DAC8555 requires data with bit is '0' and its CPHA bit is '1' This configuration the LSB first, while the DAC8555 requires data with bit is '0' and its CPHA bit is '1'. This configuration the<br>the MSB as the first bit received. The 8051 transmit causes data appearing on the MOSL output to be the MSB as the first bit received. The 8051 transmit causes data appearing on the MOSI output to be<br>Troutine must therefore take this into account, and condid on the falling edge of SCLK. When data are routine must therefore take this into account, and valid on the falling edge of SCLK. When data are<br>mirror the data as needed.



**Figure 50. DAC8555 to 80C51/80L51 Interface**

### **DAC8555 to Microwire Interface**

and any Microwire-compatible device. Serial data are shifted out on the falling edge of the serial clock and is clocked into the DAC8555 on the rising edge of the SK signal.



**Figure 51. DAC8555 to Microwire Interface**

Figure 52 shows <sup>a</sup> serial interface between the DAC8555 and the 68HC11 microcontroller. SCK of



being transmitted to the DAC, the SYNC line is held LOW (PC7). Serial data from the 68HC11 are transmitted in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. (Data are transmitted MSB first.) In order to load data to the DAC8555, PC7 is left LOW after the first eight bits are transferred, then <sup>a</sup> second and third serial write operation are performed to the DAC. PC7 is taken HIGH at the end of this procedure.

### **DAC8555 to TMS320 DSP Interface**

Figure 53 shows the connections between the DAC8555 and a TMS320 Digital Signal Processor<br>(DSP). A single DSP can control up to four Figure 51 shows an interface between the DAC8555 (DSP). A single DSP can control up to four DAC8555s without any interface logic.



**Figure 53. DAC8555 to TMS320 DSP**

### **APPLICATION INFORMATION**

### **CURRENT CONSUMPTION**

The DAC8555 typically consumes 208µA at AV<sub>DD</sub> =  $-$ 85dB total harmonic distortion (THD), making the  $5V$  and 180 $\mu$ A at AV<sub>DD</sub> = 3V for each active channel, DAC8555 a solid choice for applications requiring including reference current consumption. Additional high SNR at output frequencies at or below 10kHz. current consumption can occur at the digital inputs if  $V_{\text{IH}} \ll 10V_{\text{DD}}$ . For most efficient power operation, CMOS logic levels are recommended at the digital inputs to the DAC.

In power-down mode, typical current consumption is 175nA per channel. A delay time of 10ms to 20ms stability enables the output voltage of each channel after a power-down command is issued to the DAC to stay within a  $\pm 25\mu$ V window for a  $\pm 1^{\circ}$ C ambient is typically sufficient for the power-down current to temperature change. drop below 10µA.

### **DRIVING RESISTIVE AND CAPACITIVE LOADS**

loads of up to 1000pF while remaining stable. Within the offset and gain error margins, the DAC8555 can operate rail-to-rail when driving <sup>a</sup> capacitive load. Resistive loads of 2k<sup>Ω</sup> can be driven by the **PERFORMANCE** DAC8555 while achieving good load regulation. When the outputs of the DAC are driven to the positive rail under resistive loading, the PMOS transistor of each Class-AB output stage can enter into the linear region. When this scenario occurs, the added IR voltage drop deteriorates the linearity performance of the DAC. This deterioration only occurs within approximately the top 100mV of the occurs within approximately the top 100mV of the Many applications are sensitive to undesired<br>DAC output voltage characteristic. Under resistive transient signals such as glitch. The DAC8555 has a DAC output voltage characteristic. Under resistive transient signals such as glitch. The DAC8555 has a<br>loading conditions, good linearity is preserved as the proprietary, ultra-low glitch architecture addressing loading conditions, good linearity is preserved as e proprietary, ultra-low glitch architecture addressing<br>long as the output voltage is at least 100mV below e such applications. Code-to-code glitches rarely long as the output voltage is at least 100mV below such applications. Code-to-code glitches rarely the AV<sub>DD</sub> voltage.

### **CROSSTALK AND AC PERFORMANCE**

The DAC8555 architecture uses separate resistor strings for each DAC channel in order to achieve ultra-low crosstalk performance. DC crosstalk seen at one channel during <sup>a</sup> full-scale change on the neighboring channel is typically less than 0.5LSBs. The DAC8555 uses precision thin film resistors to<br>The AC crosstalk measured (for a full-scale, 1kHz achieve monotonicity and good linearity. Typical The AC crosstalk measured (for a full-scale, 1kHz achieve monotonicity and good linearity. Typical sine wave output generated at one channel, and linearity error is  $\pm 4$ LSBs, with a  $\pm 0.3$ mV error for a measured at the remaining output channel) is  $\frac{5V}{2}$  superficial linearity is typically  $\pm 0.25LSBs$ , typically under -100dB.

In addition, the DAC8555 can achieve typical AC performance of 95dB signal-to-noise ratio (SNR) and<br>-85dB total harmonic distortion (THD), making the

### **OUTPUT VOLTAGE STABILITY**

The DAC8555 exhibits excellent temperature stability of 5ppm/°C typical output voltage drift over the specified temperature range of the device. This

Good power-supply rejection ratio (PSRR) performance reduces supply noise present on  $AV<sub>DD</sub>$ from appearing at the outputs to well below 10µV-s. Combined with good dc noise performance and true The DAC8555 output stage is capable of driving 16-bit differential linearity, the DAC8555 becomes a<br>loads of up to 1000pF while remaining stable. Within perfect choice for closed-loop control applications.

# **SETTLING TIME AND OUTPUT GLITCH**

The DAC8555 settles to ±0.003% of its full-scale range within 10µs, driving <sup>a</sup> 200pF 2kΩ load. For good settling performance, the outputs should not approach the top and bottom rails. Small signal settling time is under 1 µs, enabling data update rates exceeding 1MSPS for small code changes.

 $exceed 1mV$  and they last under 0.3 $\mu$ s. Typical glitch energy is an outstanding 0.15nV-s. Theoretical worst-case glitch should occur during <sup>a</sup> 256LSB step, but it is so low, it cannot be detected.

### **DIFFERENTIAL AND INTEGRAL NONLINEARITY**

line arity error is  $±4LSBs$ , with a  $±0.3mV$  error for a with a  $\pm 19\mu$ V error for a consecutive code change.

# **FOR THE DAC8555**

the DAC8555, a possible configuration is to use a using the circuit in Figure 55. The circuit shown will<br>REF02+5V precision voltage reference to supply the give an output voltage range of  $\pm V_{REF}$ . Rail-to-rail required voltage to the DAC8555 supply input as well operation at the amplifier output is achievable using as the reference input, as shown in Figure 54. This is an amplifier such as the OPA703, as shown in especially useful if the power supply is quite noisy or Figure 55. especially useful if the power supply is quite noisy or if the system supply voltages are at some value other than 5V. The REF02 will output <sup>a</sup> steady supply voltage for the DAC8555. If the REF02 is used, the current it needs to supply to the DAC8555 is 0.85mA typical for  $AV_{DD} = 5V$ . When a DAC output is loaded, the REF02 also needs to supply the current to the load. The total typical current required (with a 5k $\Omega$  load on a given DAC output) is:

0.85mA <sup>+</sup> (5V/5kΩ) <sup>=</sup> 1.85mA



**Figure 54. REF02 as <sup>a</sup> Power Supply to the DAC8555**

### **USING THE REF02 AS A POWER SUPPLY BIPOLAR OPERATION USING THE DAC8555**

**www.ti.com**

**TEXAS STRUMENTS** 

The DAC8555 has been designed for single-supply Due to the extremely low supply current required by operation, but a bipolar output range is also possible configuration is to use a using the circuit in Figure 55. The circuit shown will give an output voltage range of  $\pm V_{\text{RFF}}$ . Rail-to-rail

> The output voltage for any input code can be calculated as follows:

$$
V_{\text{OUT}}X = \left[V_{\text{REF}} \times \left(\frac{D}{65536}\right) \times \left(\frac{R_1 + R_2}{R_1}\right) - V_{\text{REF}} \times \left(\frac{R_2}{R_1}\right)\right]
$$

where D represents the input code in decimal (0–65535).

With  $V_{REF}$  = 5V, R<sub>1</sub> = R<sub>2</sub> = 10kΩ.

$$
V_{\text{OUT}}X = \left(\frac{10 \times D}{65536}\right) - 5V
$$

Using this example, an output voltage range of  $±5V$ with 0000h corresponding to <sup>a</sup> –5V output and FFFFh corresponding to <sup>a</sup> 5V output can be achieved. Similarly, using  $V_{REF}$  = 2.5V, a  $\pm$ 2.5V output voltage range can be achieved.



**Figure 55. Bipolar Operation With the DAC8555**

## **LAYOUT**

A precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power supplies.

The DAC8555 offers single-supply operation, and it  $\qquad 0.1\mu$ F bypass capacitor is strongly recommended. In will often be used in close proximity with digital logic, some situations, additional bypassing may be will often be used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the even a *Pi* filter made up of inductors and<br>design and the higher the switching speed, the more capacitors—all designed to essentially low-pass filter design and the higher the switching speed, the more capacitors—all designed to essentially low-pas<br>difficult it is to keep digital noise from appearing at the supply, removing the high-frequency noise. difficult it is to keep digital noise from appearing at the output.

Due to the single ground pin of the DAC8555, all SPI bus without any glue logic to create a high perform ourrents, including digital and analog return currents channel count solution. Special attention is required return currents, including digital and analog return channel count solution. Special attention is required<br>currents for the DAC, must flow through a single to avoid digital signal integrity problems when using currents for the DAC, must flow through a single to avoid digital signal integrity problems when using<br>point ldeally GND would be connected directly to an a multiple DAC8555s on the same SPI bus. Signal point. Ideally, GND would be connected directly to an a multiple DAC8555s on the same SPI bus. Signal paral ana<br>analog ground plane. This plane would be separate integrity of SYNC, SCLK, and D<sub>IN</sub> lines will not be an analog ground plane. This plane would be separate integrity of SYNC, SCLK, and  $D_{IN}$  lines will not be an<br>from the ground connection for the digital issue as long as the rise times of these digital signals from the ground connection for the digital issue as long as the rise times of these digital signals<br>components until they were connected at the are longer than six times the propagation delay components until they were connected at the power-entry point of the system.

The power applied to  $AV<sub>DD</sub>$  should be well-regulated and low-noise. Switching power supplies and DC/DC converters often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high-frequency spikes. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output.

#### **SLAS475B–NOVEMBER 2005–REVISED OCTOBER 2006**

As with the GND connection,  $AV_{DD}$  should be connected to <sup>a</sup> positive power-supply plane or trace that is separate from the connection for digital logic until they are connected at the power-entry point. In addition, <sup>a</sup> 1µF to 10µF capacitor in parallel with <sup>a</sup> required, such as a 100 $\mu$ F electrolytic capacitor or even a  $Pi$  filter made up of inductors and

Up to four DAC8555 devices can be used on <sup>a</sup> single between any two DAC8555 devices. Propagation speed is approximately six inches/ns on standard printed circuit boards (PCBs). Therefore, if the digital signal rise time is 1ns, the distance between any two DAC8555s has to be further apart on the PCB, and the signal rise times should be reduced by placing series resistors at the drivers for **SYNC**, SCLK, and  $D_{IN}$  lines. If the largest distance between any two DAC8555s must be six inches, the rise time should be reduced to 6ns with an RC network formed by the series resistor at the digital driver and the total trace and input capacitance on the PCB.



www.ti.com 10-Dec-2020

## **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## **PACKAGE OPTION ADDENDUM**



www.ti.com 5-Jan-2022

### **TUBE**



#### \*All dimensions are nominal





# **PACKAGE OUTLINE**

## **PW0016A TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# **EXAMPLE BOARD LAYOUT**

# **PW0016A TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **EXAMPLE STENCIL DESIGN**

# **PW0016A TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for* [Digital to Analog Converters - DAC](https://www.xonelec.com/category/semiconductors/integrated-circuits-ics/data-converter-ics/digital-to-analog-converters-dac) *category:*

*Click to view products by* [Texas Instruments](https://www.xonelec.com/manufacturer/texasinstruments) *manufacturer:* 

Other Similar products are found below :

[HI5660/6IA](https://www.xonelec.com/mpn/renesas/hi56606ia) [HI5660IB](https://www.xonelec.com/mpn/renesas/hi5660ib) [HI5731BIB](https://www.xonelec.com/mpn/renesas/hi5731bib) [HI5741BIBZ](https://www.xonelec.com/mpn/renesas/hi5741bibz) [HI5760BIB](https://www.xonelec.com/mpn/renesas/hi5760bib) [HI5860IB](https://www.xonelec.com/mpn/renesas/hi5860ib) [ISL5629IN](https://www.xonelec.com/mpn/renesas/isl5629in) [ISL5729IN](https://www.xonelec.com/mpn/renesas/isl5729in) [ISL5857IA](https://www.xonelec.com/mpn/renesas/isl5857ia) [ISL5857IB](https://www.xonelec.com/mpn/renesas/isl5857ib) [ISL5861IB](https://www.xonelec.com/mpn/renesas/isl5861ib) [ISL5927IN](https://www.xonelec.com/mpn/renesas/isl5927in) [ISL5961IA](https://www.xonelec.com/mpn/renesas/isl5961ia) [TLV5614IDR](https://www.xonelec.com/mpn/texasinstruments/tlv5614idr) [AD5689RBRUZ-RL7](https://www.xonelec.com/mpn/analogdevices/ad5689rbruzrl7) [AD7528JPZ-REEL](https://www.xonelec.com/mpn/analogdevices/ad7528jpzreel) [AD5064BRUZ-1REEL7](https://www.xonelec.com/mpn/analogdevices/ad5064bruz1reel7) [AD5664RBRMZ-5REEL7](https://www.xonelec.com/mpn/analogdevices/ad5664rbrmz5reel7) [MS5620](https://www.xonelec.com/mpn/ruimeng/ms5620) [DAC60508ZRTER](https://www.xonelec.com/mpn/texasinstruments/dac60508zrter) [DAC8411IDCKR](https://www.xonelec.com/mpn/texasinstruments/dac8411idckr) [AD5676RARUZ-REEL7](https://www.xonelec.com/mpn/analogdevices/ad5676raruzreel7) [LTC2654BIGN-L16#PBF](https://www.xonelec.com/mpn/analogdevices/ltc2654bignl16pbf) [AD5781ARUZ-REEL7](https://www.xonelec.com/mpn/analogdevices/ad5781aruzreel7) [AD5667RBRMZ-2REEL7](https://www.xonelec.com/mpn/analogdevices/ad5667rbrmz2reel7) [AD5686RBRUZ-RL7](https://www.xonelec.com/mpn/analogdevices/ad5686rbruzrl7) [AD5696BRUZ-RL7](https://www.xonelec.com/mpn/analogdevices/ad5696bruzrl7) [MS5314](https://www.xonelec.com/mpn/ruimeng/ms5314) [DAC8560IDDGKR](https://www.xonelec.com/mpn/texasinstruments/dac8560iddgkr) [DAC81401PWR](https://www.xonelec.com/mpn/texasinstruments/dac81401pwr) [DAC8728SPAGR](https://www.xonelec.com/mpn/texasinstruments/dac8728spagr) [ADV7125BCPZ170-RL](https://www.xonelec.com/mpn/analogdevices/adv7125bcpz170rl) [LTC2642CMS-12#TRPBF](https://www.xonelec.com/mpn/analogdevices/ltc2642cms12trpbf) [AD5413BCPZ-RL7](https://www.xonelec.com/mpn/analogdevices/ad5413bcpzrl7) [AD5541ARZ-REEL7](https://www.xonelec.com/mpn/analogdevices/ad5541arzreel7) [AD5732AREZ-REEL7](https://www.xonelec.com/mpn/analogdevices/ad5732arezreel7) [AD5640CRMZ-](https://www.xonelec.com/mpn/analogdevices/ad5640crmz2reel7)[2REEL7](https://www.xonelec.com/mpn/analogdevices/ad5640crmz2reel7) [LTC2642CMS-16#TRPBF](https://www.xonelec.com/mpn/analogdevices/ltc2642cms16trpbf) [AD5781BRUZ-REEL7](https://www.xonelec.com/mpn/analogdevices/ad5781bruzreel7) [LTC1658IMS8#TRPBF](https://www.xonelec.com/mpn/analogdevices/ltc1658ims8trpbf) [AD5674RBCPZ-1-RL7](https://www.xonelec.com/mpn/analogdevices/ad5674rbcpz1rl7) [AD5667RBRMZ-1REEL7](https://www.xonelec.com/mpn/analogdevices/ad5667rbrmz1reel7) [AD5449YRUZ-REEL](https://www.xonelec.com/mpn/analogdevices/ad5449yruzreel) [LTC2621IDD-1#TRPBF](https://www.xonelec.com/mpn/analogdevices/ltc2621idd1trpbf) [LTC2633AHTS8-LI12#TRMPBF](https://www.xonelec.com/mpn/analogdevices/ltc2633ahts8li12trmpbf) [CLM5615ID](https://www.xonelec.com/mpn/chiplon/clm5615id) [MS5541](https://www.xonelec.com/mpn/ruimeng/ms5541) [MS4344](https://www.xonelec.com/mpn/ruimeng/ms4344) [MS5542](https://www.xonelec.com/mpn/ruimeng/ms5542) [MS9708](https://www.xonelec.com/mpn/ruimeng/ms9708)