



# **PWM LOW-SIDE DRIVER (1.5A and 3A) for Solenoids, Coils, Valves, Heaters, and Lamps**

# **FEATURES**

- **HIGH OUTPUT DRIVE: 1.5A and 3A Versions**
- **WIDE SUPPLY RANGE: +8V to +32V**
- **COMPLETE FUNCTION Digitally Controlled Input PWM Output Adjustable Internal Oscillator: 500Hz to 100kHz Adjustable Delay and Duty Cycle**
- **FULLY PROTECTED Thermal and Current Limit Shutdown with Status OK Indicator Flag**
- **PACKAGES: SO-8 and PowerPAD™ SO-8**

# **APPLICATIONS**

- **ELECTROMECHANICAL DRIVER: Solenoids, Valves, Positioners, Actuators, Relays, Power Contactor Coils, Heaters, Lamps**
- **HYDRAULIC AND PNEUMATICS SYSTEMS**
- **PART HANDLERS AND SORTERS**
- **CHEMICAL PROCESSING**
- **ENVIRONMENTAL MONITORING AND HVAC**
- **THERMOELECTRIC COOLERS**
- **DC MOTOR SPEED CONTROLS**
- **MEDICAL AND SCIENTIFIC ANALYZERS**
- **FUEL INJECTOR DRIVERS**

PowerPAD is a trademark of Texas Instruments.

# **DESCRIPTION**

The DRV103 is a low-side DMOS power switch employing a pulse-width modulated (PWM) output. Its rugged design is optimized for driving electromechanical devices such as valves, solenoids, relays, actuators, motors, and positioners. The DRV103 is also ideal for driving thermal devices such as heaters, coolers, and lamps. PWM operation conserves power and reduces heat rise, resulting in higher reliability. In addition, adjustable PWM allows fine control of the power delivered to the load. DC-to-PWM output delay time and oscillator frequency are also externally adjustable.

The DRV103 can be set to provide a strong initial closure, automatically switching to a "soft" hold mode for power savings. A resistor, analog voltage, or Digital-to-Analog (D/A) converter can control the duty cycle. An output OK flag indicates when thermal shutdown or over current occurs.

Two packages provide a choice of output current: 1.5A (SO-8) or 3A (PowerPAD™ SO-8 with exposed metal heat sink).

The DRV103 is specified for  $-40^{\circ}$ C to  $+85^{\circ}$ C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

#### **PACKAGE/ORDERING INFORMATION**



NOTES: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of "DRV103U/2K5" will get a single 2500-piece Tape and Reel.



NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. (2) See Bypassing section for discussion about operating near maximum supply voltage. (3) Higher voltage may be applied if current is limited to 2mA. (4) The Status OK Flag will internally current limit at about 10mA.

# ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>  $\bigstar$  **ELECTROSTATIC DISCHARGE SENSITIVITY**

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



# **ELECTRICAL CHARACTERISTICS**

At T<sub>C</sub> = +25°C, V<sub>S</sub> = +24V, Load = 100Ω, and 4.99kΩ "OK Flag" pullup to +5V, Delay Adj Capacitor = 100pF to Ground, Freq Adj Resistor = 205kΩ to Ground, Duty Cycle Adj Resistor = 137k $\Omega$  to Ground, unless otherwise noted.



NOTES: (1) Output current is limited by internal current limit and by DRV103 power dissipation. (2) Output current resets to zero when current limit is reached. (3) Logic High enables output (normal operation). (4) Constant DC output to PWM (Pulse-Width Modulated) time. (5) Maximum delay is determined by an external capacitor. Pulling the Delay Adjust Pin LOW corresponds to an infinite (continuous) delay. (6) Delay to PWM ≈ C<sub>D</sub> • 10<sup>6</sup> (C<sub>D</sub> in F • 1.1). (7) Connecting the Delay Adjust Pin to +5V reduces delay time to less than 1µs. (8) V<sub>IN</sub> at pin 3 to percent of duty cycle at pin 6. (9) OK Flag LOW indicates fault from over-temperature or over-current conditions. (10) PowerPAD™ SO-8 (H) package has highest continuous current (2A) because the chip operates at a lower junction temperature when underside metal tab is connected to a heat sink or heat spreader.  $\theta_{JA} = 68^{\circ}$ C/W measured on DRV103 demo board;  $\theta_{JA}$  = 58°C/W measured on JEDEC standard test board. H package  $\theta_{JC}$  = 16.7°C/W.





### **PIN CONFIGURATION**



#### **PIN DESCRIPTIONS**



#### **LOGIC BLOCK DIAGRAM**





# **TYPICAL CHARACTERISTICS**

At  $T_C$  = +25°C and  $V_S$  = +24V, unless otherwise noted.











DELAY vs JUNCTION TEMPERATURE







# **TYPICAL CHARACTERISTICS (Cont.)**

Temperature (°C)

At  $T_C = +25^\circ C$  and  $V_S = +24V$ , unless otherwise noted.



6 **DRV103 DRV103 DRV103** 



Input Voltage (V)

# **BASIC OPERATION**

The DRV103 is a low-side, DMOS power switch employing a Pulse-Width Modulated (PWM) output for driving electromechanical and thermal devices. Its design is optimized for two types of applications: a two-state driver (open/close) for loads such as solenoids and actuators; and a linear driver for valves, positioners, heaters, and lamps. Its low 0.5Ω "ON" resistance, small size, adjustable delay to PWM mode, and adjustable duty cycle make it suitable for a wide range of applications.

Figure 1 shows the basic circuit connections to operate the DRV103. A 1µF (22µF when driving high current loads) or larger tantalum bypass capacitor is recommended on the power-supply pin.

Input (pin 8) is level-triggered and compatible with standard TTL levels. An input voltage between +2.2V and +5.5V turns the device's output ON, while a voltage of 0V to +1.2V shuts the DRV103's output OFF. Input bias current is typically 1pA. Delay Adjust (pin 2) and Duty Cycle Adjust (pin 1) allow external adjustment of the PWM output signal. The Delay Adjust pin can be left floating for minimum delay to PWM mode (typically 18µs) or a capacitor can be used to set a longer delay time. A resistor, analog voltage, or a voltage from a D/A converter can be used to control the duty cycle of the PWM output. The D/A converter must be able to sink a current  $2.75 \cdot I_{REF}$  ( $I_{REF} = 1.3 V/R_{FFEO}$ ).

Figure 2 illustrates a typical timing diagram with the Delay Adjust pin connected to a 3.9nF capacitor, the duty cycle set to 75%, and oscillator frequency set to 1kHz. See the "Delay Adjust" and "Duty Cycle Adjust" text for equations and further explanation. Ground (pin 4) must be connected to system ground for the DRV103 to function. This serves as the load current path to ground, as well as the DRV103 signal ground. The load (relay, solenoid, valve, etc.) should be connected between the supply (pin 5) and output (pin 6). For an inductive load, an external "flyback" diode is required, as shown in Figure 1. The diode serves to maintain continuous current flow in the inductive load during OFF periods of PWM operation. For remotely located loads, the external diode is ideally located next to the DRV103. The internal ESD clamp diode between the output and supply is not intended to be used as a "flyback diode." The Status OK Flag (pin 7) provides fault status for over-current and thermal shutdown conditions. This pin is active LOW with output voltage of typically +0.3V during a fault condition.



FIGURE 1. DRV103 Basic Circuit Connections.



FIGURE 2. Typical DRV103 Timing Diagram, with  $C_D = 3.9$ nF, OscFreq = 1kHz, and 75% Duty Cycle.





# **APPLICATIONS INFORMATION**

### **POWER SUPPLY**

The DRV103 operates from a single  $+8V$  to  $+32V$  supply with excellent performance. Most behavior remains unchanged throughout the full operating voltage range. Parameters that vary significantly with operating voltage are shown in the Typical Performance Curves. The DRV103 supply voltage should be  $\geq$  the supply voltage on the load.

### **ADJUSTABLE DELAY TIME (INITIAL 100% DUTY CYCLE)**

A unique feature of the DRV103 is its ability to provide an initial constant DC output (100% duty cycle) and then switch to PWM mode output to save power. This function is particularly useful when driving solenoids that have a much higher pull-in current requirement than continuous hold requirement.

The duration of this constant DC output (before PWM output begins) can be externally controlled by a capacitor connected from Delay Adjust (pin 2) to ground according to the following equation:

> Delay Time  $\approx C_D \cdot 10^6$ (time in seconds,  $C_D$  in Farads • 1.1)

Leaving the Delay Adjust pin open results in a constant output time of approximately 18µs. The duration of this initial output can be reduced to less than 1µs by connecting the pin to 5V. Table I provides examples of delay times (constant output before PWM mode) achieved with selected capacitor values.

<b>INITIAL CONSTANT</b> <b>OUTPUT DURATION</b>	$c_{p}$
$1\mus$	Pin 2 Tied to $+5V$
18 <sub>µ</sub> s	Pin 2 Open
$110\mu s$	100pF
1.1ms	1nF
11ms	10nF
110 <sub>ms</sub>	100 <sub>n</sub> F
1.1s	$1 \mu F$
11s	10 <sub>u</sub> F

TABLE I. Delay Adjust Times.

The internal Delay Adjust circuitry is composed of a 3µA current source and a 2.6V comparator, as shown in Figure 3. Thus, when the pin voltage is less than 2.6V, the output device is 100% ON (DC output mode).

### **OSCILLATOR FREQUENCY ADJUST**

The DRV103 PWM output frequency can be easily programmed over a wide range by connecting a resistor  $(R_{\text{FREO}})$ between the Osc Freq Adj pin (pin 3) and ground. A range of 500Hz to 100kHz can be achieved with practical resistor values, as shown in Table II. Refer to "PWM Frequency vs  $R<sub>FREQ</sub>$ " typical performance curve shown in Figure 4 for additional information. Although oscillator frequency operation below 500Hz is possible, resistors higher than 10M will be required. The pin becomes a very high impedance node and is, therefore, sensitive to noise pickup and PCB leakage currents if very high resistor values are used. Refer to Figure 3 for a simplified circuit of the frequency adjust input.

<b>OSCILLATOR FREQUENCY</b>	R <sub>FREQ</sub> (nearest 1% values)
(Hz)	$(\Omega)$
100k	47.5k
50 <sub>k</sub>	100k
25k	205k
10k	523k
5k	1.07M
500	11.3M

TABLE II. Oscillator Frequency Resistance.



FIGURE 4. Using a Resistor to Program Oscillator Frequency.  $R_{\text{FRED}}$  (kΩ) = 6808417/F<sup>(1.0288)</sup>



FIGURE 3. Simplified Delay Adjust and Frequency Adjust Inputs.



The DRV103's adjustable PWM output frequency allows it to be optimized for driving virtually any type of load.

#### **ADJUSTABLE DUTY CYCLE (PWM Mode)**

The DRV103's externally adjustable duty cycle provides an accurate means of controlling power delivered to a load. Duty cycle can be set over a range of at least 10% to 90% with an external resistor, analog voltage, or the voltage output of a D/A converter. A low duty cycle results in reduced power dissipation in the load. This keeps the DRV103 and the load cooler, resulting in increased reliability for both devices.

#### **Resistor Controlled Duty Cycle**

Duty cycle is easily programmed by connecting a resistor  $(R_{\text{PWM}})$  between the Duty Cycle Adjust pin (pin 1) and ground. High resistor values correspond to high duty cycles. Table III provides resistor values for typical duty cycles. Resistor values for additional duty cycles can be obtained from Figure 5. For reference purposes, the equation for calculating  $R_{\text{PWM}}$  is included in Figure 5.

<b>DUTY CYCLE</b>	R <sub>PWM</sub> (Nearest 1% Values)		
(%)	5kHz	25kHz	100kHz
5	374k	75k	16.9k
10	402k	80.6k	19.1k
20	475k	95.3k	22.6k
30	549k	110 <sub>k</sub>	26.1k
40	619k	124k	29.4k
50	681k	137k	33.2k
60	750k	150k	37.4k
70	825k	165k	40.2k
80	887k	182k	44.2k
90	953k	196k	47.5k
95	1M	200k	49.9k

TABLE III. Duty Cycle Adjust Resistance.



FIGURE 5. Using a Resistor to Program Duty Cycle. At 25kHz:  $R_{\text{PWM}}$  (k $\Omega$ ) = 67.46 + 1.41 • %DC.

A 100pF capacitor in parallel with  $R_{\text{PWM}}$  is recommended when switching a high load current to maintain a clean output switching waveform, as shown in Figure 6.



FIGURE 6. Output Waveform at High Load Current.

#### **Voltage Controlled Duty Cycle**

Duty cycle can also be programmed by an analog voltage,  $V_{\text{PWM}}$ . With  $V_{\text{PWM}} \approx 3.56V$ , duty cycle is about 90%. Decreasing this voltage results in decreased duty cycles. Table IV provides  $V_{\text{PWM}}$  values for typical duty cycles. The "Duty Cycle vs Voltage" typical performance curve for additional duty cycles is shown in Figure 7.



FIGURE 7. Using a Voltage to Program Duty Cycle. At  $V_S = 24V$  and  $F = 25kHz$ :  $V_{PWM} = 1.25 +$ 0.026 • %DC.

<b>DUTY CYLE</b> $(\%)$	V <sub>PWM</sub> (V)
5	1.344
10	1.518
20	1.763
40	2.283
60	2.788
80	3.311
90	3.561
95	3.705

TABLE IV. Duty Cycle Adjust Voltage.





The Duty Cycle Adjust pin is internally driven by an oscillator frequency dependent current source and connects to the input of a comparator as shown in Figure 8. The DRV103's PWM adjustment is inherently monotonic. That is, a decreased voltage (or resistor value) always produces an increased duty cycle.



FIGURE 8. Simplified Duty Cycle Adjust Input.

#### **STATUS FLAG**

The OK Flag (pin 7) provides a fault indication for overcurrent and thermal shutdown conditions. During a fault condition, the Status OK Flag output is driven LOW (pin voltage typically drops to 0.3V). A pull-up resistor, as shown in Figure 9, is required to interface with standard logic. Figure 9 also gives an example of a non-latching fault monitoring circuit, while Figure 10 provides a latching version. The OK Flag pin can sink up to 10mA, sufficient to drive external logic circuitry, a reed relay, or an LED, as shown in Figure 11, to indicate when a fault has occurred. In addition, the OK Flag pin can be used to turn off other DRV103s in a system for chain fault protection.

#### **Over Current Fault**

An over-current fault occurs when the PWM peak output current is greater than approximately 3.75A. The OK flag is not latched. Since current during PWM mode is switched on and off, the OK flag output will be modulated with PWM timing (see OK flag waveforms in the Typical Performance Curves).

Avoid adding capacitance to pin 6 (Out) as it may cause momentary current limiting.

#### **Over-Temperature Fault**

A thermal fault occurs when the die reaches approximately 160°C, producing a similar effect as pulling the input low. Internal shutdown circuitry disables the output. The OK Flag is latched in the LOW state (fault condition) until the die has cooled to approximately 140°C.



FIGURE 9. Non-Latching Fault Monitoring Circuit.



FIGURE 10. Latching Fault Monitoring Circuit.



FIGURE 11. LED to Indicate Fault Condition.



#### **PACKAGE MOUNTING**

Figure 12 provides recommended PCB layouts for both the SO-8 (U) and the PowerPAD™ SO-8 (H) packages. Although the metal pad of the PowerPAD™ SO-8 (H) package is electrically connected to ground (pin 4), no current should flow in this pad. Do NOT use the exposed metal pad as a power ground connection or erratic operation will result. For lowest overall thermal resistance, it is best to solder the PowerPAD™ directly to a circuit board, as illustrated in Figure 13. Increasing the "heat sink" copper area improves heat dissipation. Figure 14 shows typical junction-to-ambient thermal resistance as a function of the PC board copper area.



FIGURE 12. Recommended PCB Layout.



FIGURE 13. PowerPAD Heat Transfer.



FIGURE 14. Heat Sink Thermal Resistance vs Circuit Board Copper Area.

#### **POWER DISSIPATION**

DRV103 power dissipation depends on power supply, signal, and load conditions. Power dissipation  $(P_D)$  is equal to the product of output current times the voltage across the conducting DMOS transistor times the duty cycle. Using the lowest possible duty cycle necessary to assure the required hold force can minimize power dissipation in both the load and in the DRV103. For low current, the output DMOS transistor onresistance is 0.5 $Ω$ , increasing to 0.6 $Ω$  at high output current.

At very high oscillator frequencies, the energy in the DRV103's linear rise and fall times can become significant and cause an increase in  $P_D$ .

Application Bulletin SBFA002 at www.ti.com, explains how to calculate or measure power dissipation with unusual signals and loads.

### **THERMAL PROTECTION**

Power dissipated in the DRV103 will cause its internal junction temperature to rise. The DRV103 has an on-chip thermal shutdown circuitry that protects the IC from damage. The thermal protection circuitry disables the output when the junction temperature reaches approximately  $+160^{\circ}$ C, allowing the device to cool. When the junction temperature cools to approximately  $+140^{\circ}$ C, the output circuitry is again enabled. Depending on load and signal conditions, the thermal protection circuit may cycle on and off. This limits the dissipation of the driver but may have an undesirable effect on the load.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to +125°C, maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until the thermal protection is triggered. Use worst-case load and signal conditions. For good reliability, thermal protection should trigger more than 40°C above the maximum expected ambient condition of your application. This produces a junction temperature of 125°C at the maximum expected ambient condition.





The internal protection circuitry of the DRV103 was designed to protect against overload conditions. It was not intended to replace proper heat sinking. Continuously running the DRV103 into thermal shutdown will degrade reliability.

#### **HEAT SINKING**

Most applications will not require a heat sink to assure that the maximum operating junction temperature (125°C) is not exceeded. However, junction temperature should be kept as low as possible for increased reliability. Junction temperature can be determined according to the equation:

$$
T_J = T_A + P_D \theta_{JA} \tag{1}
$$

where,  $\theta_{IA} = \theta_{IC} + \theta_{CH} + \theta_{HA}$  (2)

 $T_J$  = Junction Temperature (°C)

 $T_A$  = Ambient Temperature (°C)

 $P_D$  = Power Dissipated (W)

 $\theta_{\text{JC}}$  = Junction-to-Case Thermal Resistance (°C/W)

 $\theta_{\text{CH}}$  = Case-to-Heat Sink Thermal Resistance (°C/W)

 $\theta_{HA}$  = Heat Sink-to-Ambient Thermal Resistance (°C/W)

 $\theta_{JA}$  = Junction-to-Air Thermal Resistance (°C/W)

Using a heat sink significantly increases the maximum allowable power dissipation at a given ambient temperature.

The answer to the question of selecting a heat sink lies in determining the power dissipated by the DRV103. For DC output into a purely resistive load, power dissipation is simply the load current times the voltage developed across the conducting output transistor times the duty cycle. Other loads are not as simple. For further insight on calculating power dissipation, refer to Application Bulletin SBFA002 at www.ti.com. Once power dissipation for an application is known, the proper heat sink can be selected.

#### **Heat Sink Selection Example**

A PowerPAD™ SO-8 (H) package is dissipating 2W. The maximum expected ambient temperature is 35°C. Find the proper heat sink to keep the junction temperature below 125°C.

Combining Equations 1 and 2 gives:

$$
T_J = T_A + P_D(\theta_{JC} + \theta_{CH} + \theta_{HA})
$$
\n(3)

 $T_J$ ,  $T_A$ , and  $P_D$  are given.  $\theta_{JC}$  is provided in the specification table, 16.7°C/W.  $\theta_{\text{CH}}$  depends on heat sink size, area, and material used. A semiconductor's package type and mounting can also affect  $\theta_{\text{CH}}$ . A typical  $\theta_{\text{CH}}$  for a soldered-in-place PowerPAD<sup>™</sup> SO-8 (H) package is 2°C/W. Now we can solve for  $\theta_{HA}$ :

$$
\theta_{HA} = \frac{T_J - T_A}{P_D} - (\theta_{JC} + \theta_{CH})
$$

$$
\theta_{HA} = \frac{125^{\circ}C - 35^{\circ}C}{2W} - (16.7^{\circ}C/W + 2^{\circ}C/W) \tag{4}
$$

$$
\theta_{\text{HA}} = 26.3^{\circ}\text{C} / \text{W}
$$

To maintain junction temperature below 125°C, the heat sink selected must have a  $\theta_{HA}$  less than 26.3°C/W. In other words, the heat sink temperature rise above ambient must be less than 52.6°C (26.3°C/W • 2W).

Another variable to consider is natural convection versus forced convection air flow. Forced-air cooling by a small fan can lower  $\theta_{CA}$  ( $\theta_{CH}$  +  $\theta_{HA}$ ) dramatically.

As mentioned earlier, once a heat sink has been selected, the complete design should be tested under worst-case load and signal conditions to ensure proper thermal protection.

#### **RFI/ EMI**

Any switching system can generate noise and interference by radiation or conduction. The DRV103 is designed with controlled slew rate current switching to reduce these effects. By slowing the rise and fall times of the output to 0.3µs, much lower switching noise is generated.

Radiation from the DRV103-to-load wiring (the "antenna" effect) can be minimized by using "twisted pair" cable or by shielding. Good PCB ground planes are recommended for low noise and good heat dissipation. Refer to Bypassing section for notes on placement of the flyback diode.

#### **BYPASSING**

A 1µF tantalum bypass capacitor is adequate for uniform duty cycle control when switching loads of less than 0.5 amps. Larger bypass capacitors are required when switching high current loads. A 22µF tantalum capacitor is recommended for heavy-duty (3A) applications. It may also be desirable to run the DRV103 and the load on separate power supplies at high load currents. Near the absolute maximum supply voltage of 40V, bypassing is especially critical. In the event of a current overload, the DRV103 current limit responds in microseconds, dropping the load current to zero. With inadequate bypass, energy stored in the supply line inductance can lift the supply sufficiently to exceed voltage breakdown with catastrophic results.

Place the flyback diode at the DRV103 end when driving long (inductive) cables to a remotely located load. This minimizes RFI/EMI and helps protect the output DMOS transistor from breakdown caused by dI/dt transients. Fast rectifier diodes such as epitaxial silicon or Schottky types are recommended as flyback diodes.



# **APPLICATIONS CIRCUITS**



FIGURE 15. Time Delay Relay Driver.



FIGURE 16. Remotely Operated Solenoid Valve or Relay.







FIGURE 17. High Power High Side Driver.



FIGURE 18. Linear Valve Driver.





### **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com 13-Aug-2021

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

**TEXAS NSTRUMENTS** 

\*All dimensions are nominal

www.ti.com 5-Jan-2022

### **TAPE AND REEL INFORMATION**





## **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**







www.ti.com 5-Jan-2022

# **PACKAGE MATERIALS INFORMATION**



\*All dimensions are nominal





www.ti.com 5-Jan-2022

### **TUBE**



#### \*All dimensions are nominal



## **GENERIC PACKAGE VIEW**

## **DDA 8 PowerPAD TM SOIC - 1.7 mm max height**

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





## **PACKAGE OUTLINE**

## **DDA0008D PowerPAD™ SOIC - 1.7 mm max height**

PLASTIC SMALL OUTLINE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MS-012, variation BA.



# **EXAMPLE BOARD LAYOUT**

## **DDA0008D PowerPAD SOIC - 1.7 mm max height** TM

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



## **EXAMPLE STENCIL DESIGN**

## **DDA0008D PowerPAD SOIC - 1.7 mm max height** TM

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.





## **PACKAGE OUTLINE**

## **D0008A SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# **EXAMPLE BOARD LAYOUT**

## **D0008A SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **EXAMPLE STENCIL DESIGN**

## **D0008A SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for* [Motor/Motion/Ignition Controllers & Drivers](https://www.xonelec.com/category/semiconductors/integrated-circuits-ics/power-management-ics/motor-motion-ignition-controllers-drivers) *category:*

*Click to view products by* [Texas Instruments](https://www.xonelec.com/manufacturer/texasinstruments) *manufacturer:* 

Other Similar products are found below :

[FSB50550TB2](https://www.xonelec.com/mpn/onsemiconductor/fsb50550tb2) [MSVCPM2-63-12](https://www.xonelec.com/mpn/carlogavazzi/msvcpm26312) [MSVGW45-14-2](https://www.xonelec.com/mpn/carlogavazzi/msvgw45142) [MSVGW54-14-3](https://www.xonelec.com/mpn/carlogavazzi/msvgw54143) [NTE7043](https://www.xonelec.com/mpn/nte/nte7043) [LA6565VR-TLM-E](https://www.xonelec.com/mpn/onsemiconductor/la6565vrtlme) [LB1837M-TLM-E](https://www.xonelec.com/mpn/onsemiconductor/lb1837mtlme) [STK534U342C-E](https://www.xonelec.com/mpn/onsemiconductor/stk534u342ce) [AM4967GSTR-G1](https://www.xonelec.com/mpn/diodesincorporated/am4967gstrg1) [TB6562AFG\(O,8,EL\)](https://www.xonelec.com/mpn/toshiba/tb6562afgo8el) [LA6584JA-AH](https://www.xonelec.com/mpn/onsemiconductor/la6584jaah) [LB11961-W-AH](https://www.xonelec.com/mpn/onsemiconductor/lb11961wah) [LC898212XD-SH](https://www.xonelec.com/mpn/onsemiconductor/lc898212xdsh) [NCV70501DW002R2G](https://www.xonelec.com/mpn/onsemiconductor/ncv70501dw002r2g) [TND315S-TL-2H](https://www.xonelec.com/mpn/onsemiconductor/tnd315stl2h) [FSB50250AB](https://www.xonelec.com/mpn/onsemiconductor/fsb50250ab) [FNA41060](https://www.xonelec.com/mpn/onsemiconductor/fna41060) [MSVBTC50E](https://www.xonelec.com/mpn/carlogavazzi/msvbtc50e) [MSVCPM3-54-12](https://www.xonelec.com/mpn/carlogavazzi/msvcpm35412) [MSVCPM3-63-12](https://www.xonelec.com/mpn/carlogavazzi/msvcpm36312) [MSVCPM4-63-12](https://www.xonelec.com/mpn/carlogavazzi/msvcpm46312) [FSB50550AB](https://www.xonelec.com/mpn/onsemiconductor/fsb50550ab) [L99MC6TR](https://www.xonelec.com/mpn/stmicroelectronics/l99mc6tr) [LC898301XA-MH](https://www.xonelec.com/mpn/onsemiconductor/lc898301xamh) [LV8413GP-TE-L-E](https://www.xonelec.com/mpn/onsemiconductor/lv8413gptele) [MSVGW45-14-3](https://www.xonelec.com/mpn/carlogavazzi/msvgw45143) [MSVGW54-14-4](https://www.xonelec.com/mpn/carlogavazzi/msvgw54144) [IRSM515-025DA4](https://www.xonelec.com/mpn/infineon/irsm515025da4) [LB11851FA-BH](https://www.xonelec.com/mpn/onsemiconductor/lb11851fabh) [STIPN2M50-H](https://www.xonelec.com/mpn/stmicroelectronics/stipn2m50h) [BH67172NUX-GE2](https://www.xonelec.com/mpn/rohm/bh67172nuxge2) [DMPUC-R2](https://www.xonelec.com/mpn/carlogavazzi/dmpucr2) [AIS-D-42MA](https://www.xonelec.com/mpn/autonics/aisd42ma) [FNB81560T3](https://www.xonelec.com/mpn/onsemiconductor/fnb81560t3) [NCV7535DBR2G](https://www.xonelec.com/mpn/onsemiconductor/ncv7535dbr2g) [NCP81274MNTXG](https://www.xonelec.com/mpn/onsemiconductor/ncp81274mntxg) [LB11685AV-W-AH](https://www.xonelec.com/mpn/onsemiconductor/lb11685avwah) [IM240S6Y1BAKMA1](https://www.xonelec.com/mpn/infineon/im240s6y1bakma1) [FSB50450BL](https://www.xonelec.com/mpn/onsemiconductor/fsb50450bl) [FSB50450BSL](https://www.xonelec.com/mpn/onsemiconductor/fsb50450bsl) [FSB50550BSL](https://www.xonelec.com/mpn/onsemiconductor/fsb50550bsl) [IKCM15L60GD](https://www.xonelec.com/mpn/infineon/ikcm15l60gd) [DA7280-00FV2](https://www.xonelec.com/mpn/dialogsemiconductor/da728000fv2) [IM240M6Z1BALMA1](https://www.xonelec.com/mpn/infineon/im240m6z1balma1) [FSB50550BL](https://www.xonelec.com/mpn/onsemiconductor/fsb50550bl) [MP9517GJS-P](https://www.xonelec.com/mpn/monolithicpowersystems/mp9517gjsp) [TLE9877QXA40XUMA3](https://www.xonelec.com/mpn/infineon/tle9877qxa40xuma3) [BA6868FM-E2](https://www.xonelec.com/mpn/rohm/ba6868fme2) [HT8835ARDZ](https://www.xonelec.com/mpn/htcsemi/ht8835ardz) [IGCM04F60GA](https://www.xonelec.com/mpn/infineon/igcm04f60ga)