

DRV8334 ZHCSUL8 – DECEMBER 2023

DRV8334 具有精确电流检测和高级监控功能的三相智能栅极驱动器

1 特性

i Texas

三相半桥栅极驱动器

INSTRUMENTS

- 驱动六个 N 沟道 MOSFET (NMOS)
- 4.5V 至 60V 宽工作电压范围
- 适用于高侧栅极驱动器的自举架构
- 强大的 GVDD 电荷泵可支持高达 50mA 的平均 栅极开关电流,能够以 20kHz 的频率驱动 400nC MOSFET
- 涓流电荷泵可支持 100% PWM 占空比,并可生 成过驱电源以驱动外部切断或反极性保护电路
- 智能栅极驱动架构
	- 高达 1000/2000mA(拉电流/灌电流)的 45 级 可配置峰值栅极驱动电流
	- 三步驱动电流配置可优化充电/放电周期并尽可 能减少死区时间
	- 基于栅源电压监控的闭环自动死区时间插入
	- 可配置的软关断可在过流关断期间更大限度地降 低电感电压尖峰
- 低侧电流检测放大器
	- 在整个温度范围内具有低于 1mV 的低输入失调 电压
	- 9 级可调增益
- 基于 SPI 的详细配置和诊断
- DRVOFF 引脚可独立禁用驱动器
- 高压唤醒引脚 (nSLEEP)
- 6x、3x、1x 和独立的 PWM 模式
- 支持 3.3V 和 5V 逻辑输入
- 集成式保护功能
	- 电池和电源电压监测器
	- 相位反馈比较器
	- MOSFET V_{DS} 和 R_{sense} 过电流监测器
	- MOSFET V_{GS} 栅极故障监测器
	- 器件热警告和热关断
	- 故障状态指示引脚

2 应用

- 电器、无线园艺和电动工具、割草机
- 无刷直流 (BLDC) 电机模块和 PMSM
- 风扇、泵和伺服驱动器
- 电动自行车、电动踏板车和电动汽车
- 无线真空吸尘器
- 无人机、工业和物流机器人以及遥控玩具

3 说明

DRV8334 是一款集成式智能栅极驱动器,适用于三相 BLDC 应用。此器件具有三个半桥栅极驱动器,每个驱 动器都能够驱动高侧和低侧 N 沟道功率 MOSFET。 DRV8334 使用集成式自举二极管和 GVDD 电荷泵生 成合适的栅极驱动电压。此智能栅极驱动架构支持 0.7mA 至 1A (拉电流)和 2A (灌电流)的可配置峰 值栅极驱动电流。DRV8334 可以采用单电源运行, 并 具有 4.5V 至 60V 宽输入电压范围。涓流电荷泵支持栅 极驱动器实现 100% PWM 占空比控制,并提供外部开 关的过驱栅极驱动电压。

DRV8334 提供低侧电流检测放大器,用于支持基于电 阻器的低侧电流检测。放大器的低失调电压使系统能够 实现精密的电机电流测量。

DRV8334 集成了各种诊断和保护特性,可实现稳健的 电机驱动系统设计,还有助于消除对外部元件的需求。 该器件具有高度可配置特性,能够无缝集成到各种系统 设计中。

封装信息

器件型号	封装(1)	$ \pm \,$ 装尺寸 $^{(2)}$	封装尺寸 (标 称值)
DRV8334	IHTQFP (48)	9mm x 9mm	$17mm \times 7mm$

- (1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附
- 录。 (2) 封装尺寸(长 × 宽)为标称值,并包括引脚(如适用)。

简化版原理图

Table of Contents

4 Revision History

注:以前版本的页码可能与当前版本的页码不同

5 Pin Configuration and Functions

5.1 Pin Functions 48-Pin DRV8334

图 **5-1. DRV8334 Package 48-Pin HTQFP With Exposed Thermal Pad Top View**

表 **5-1. Pin Functions (48-QFP)**

表 **5-1. Pin Functions (48-QFP)** (续)

4 提交文档反馈 Copyright © 2024 Texas Instruments Incorporated

表 **5-1. Pin Functions (48-QFP)** (续)

(1) Signal Types: I = Input, O = Output, I/O = Input or Output., PWR = Power

6 Specification

6.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)⁽¹⁾

over operating temperature range (unless otherwise noted) (1)

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime

6.2 ESD Ratings DRV8334

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating temperature range (unless otherwise noted)

over operating temperature range (unless otherwise noted)

(1) V_{BST} needs to be reviewed by users with over / under voltage detection threshold V_{BST OV}/V_{BST UV} as well as the requirements of external MOSFET .

6.4 Thermal Information DRV8334

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

 $4.5 \text{ V} \leqslant$ V_{PVDD} \leqslant 60 V, -40° C \leqslant T_J \leqslant 150°C (unless otherwise noted)

$4.5 \text{ V} \leqslant$ V_{pvnn} \leqslant 60 V, -40° C \leqslant T_J \leqslant 150°C (unless otherwise noted)

 μ A

$4.5 V ≤ V_{PVDD} ≤ 60 V, -40°C ≤ T_J ≤ 150°C (unless otherwise noted)$

$4.5 \text{ V} \leqslant$ V_{PVDD} \leqslant 60 V, $\text{ - 40}^{\circ}\text{C} \leqslant T_{\text{J}} \leqslant \text{ - 150}^{\circ}\text{C}$ (unless otherwise noted)

Copyright © 2024 Texas Instruments Incorporated and the component of the control of t

$4.5 V ≤ V_{PVDD} ≤ 60 V, -40°C ≤ T_J ≤ 150°C (unless otherwise noted)$

$4.5 \, \text{V} \leq 10 \, \text{V}$ = $40\, \text{°C} \leq T \leq 150\, \text{°C}$ (unless otherwise noted)

$4.5 \text{ V} \leqslant$ V_{PVDD} \leqslant 60 V, $-40^{\circ}\text{C} \leqslant T_{\text{J}} \leqslant 150^{\circ}\text{C}$ (unless otherwise noted)

$4.5 \text{ V} \leqslant$ V_{PVDD} \leqslant 60 V, $\text{ - 40}^{\circ}\text{C} \leqslant T_{\text{J}} \leqslant \text{ - 150}^{\circ}\text{C}$ (unless otherwise noted)

DRV8334

$4.5 \text{ V} \leqslant V_{\text{PVDD}} \leqslant 60 \text{ V}, -40^{\circ}\text{C} \leqslant T_{\text{J}} \leqslant 150^{\circ}\text{C}$ (unless otherwise noted) **PARAMETER TEST CONDITIONS MIN TYP MAX UNIT** V_{DSLVL} $|V_{DS}$ overcurrent protection threshold VDS_LVL = 0000b; SLx = -0.2V to VDS_LVL = 00000, SLX = -0.2V t0
+2.0V. VDS CM = 0b. 0.04 0.06 0.085 V VDS_LVL = 0001b; SLx = -0.2V to VDS_LVL = 000 ID; SLX = -0.2V t0
+2.0V. VDS CM = 0b. 0.06 0.08 0.11 VDS $LVL = 0010b$; $SLx = -0.3V$ to VDS_LVL = 00100, SLX = -0.3V t0
+2.0V. VDS_CM = 0b. 0.075 0.10 0.13 VDS LVL = 0011b; SLx = -0.3V to +2.0V. 0.09 0.12 0.16 VDS_LVL = 0100b; SLx = -0.3V to $+2.0V$. $+2.0V$ VDS LVL = 0101b; $SLx = -0.3V$ to +2.0V. 0.29
+2.0V. VDS LVL = 0110b; SLx = -0.3V to +2.0V. 0.27 0.32 0.385 VDS LVL = 0111b; SLx = -0.3V to +2.0V. 0.35 0.4 0.48 VDS_LVL = 1000b; SLx = -0.3V to +2.0V. 0.44 0.5 0.58 VDS_LVL = 1001b; SLx = -0.3V to +2.0V. 0.59 0.67 0.77 VDS_LVL = 1010b; SLx = -0.3V to +2.0V. 0.75 0.83 0.96 VDS LVL = 1011b; SLx = -0.3V to +2.0V. 0.90 1 1.15 VDS LVL = 1100b; SLx = -0.3V to +2.0V. | 1.13 1.25 1.42 VDS LVL = 1101b; SLx = -0.3V to +2.0V. 1.36 1.5 1.70 VDS LVL = 1110b;SLx = -0.3V to +2.0V. \vert 1.58 1.75 1.98 VDS LVL = 1111b;SLx = -0.3V to +2.0V. \vert 1.81 2 2.26 tDS_CMP VDS comparator delay VDS (comparator input voltage) from 0V to max of VDS_LVL (comparator output rising), delay time of internal comparator. 0.5 1.0 μs tDS_CMP VDS comparator delay VDS (comparator input voltage) from VDRAIN to min of VDS_LVL (comparator output falling), delay time of internal comparator. 1.0 1.6 μs t_{DS_DG} $|V_{DS}|$ overcurrent deglitch VDS DG = 000b 0.3 0.5 0.8 µs VDS DG = 001b 0.7 1 1.3 VDS DG = 010b 1.2 1.5 2.0 VDS DG = 011b 1.5 2 2.5 VDS_DG = 100b 3.3 4 4.8 VDS DG = 101b \vert 5.2 6 7.3 VDS DG = 110b, 111b 10.8 8 9.2 t_{DS_BLK} $|V_{DS}|$ overcurrent blanking time VDS BLK = 000b 0 0.2 µs VDS BLK = 001b 0.4 0.5 0.7 VDS BLK = 010b 0.7 1 1.5 VDS BLK = 011b 1.4 2 2.6 VDS_BLK = 100b 5.0 6 7.2 VDS BLK = 101b 6.8 8 9.4 VDS BLK = 110b 8.4 10 11.9

VDS BLK = 111b 10.1 12 13.9

Copyright © 2024 Texas Instruments Incorporated and the component of the control of t

4.5 V ≤ V_{PVDD} ≤ 60 V, -40° C ≤ T_J ≤ 150°C (unless otherwise noted)

6.6 Timing Requirements

6.7 SPI Timing Diagrams

图 **6-1. SPI Slave Mode Timing Diagram**

7 Detailed Description

7.1 Overview

The DRV8334 is an integrated 4.5-V to 60-V gate driver for three-phase motor drive applications. These devices decrease system component count, cost, and complexity by integrating three independent half-bridge gate drivers, trickle charge pump, and linear regulator for the supply voltages of the high-side and low-side gate drivers. The device also integrates optional current shunt (or current sense) amplifier. A standard serial peripheral interface (SPI) provides a simple method for configuring the various device settings and reading fault diagnostic information through an external controller.

The gate drivers support external N-channel high-side and low-side power MOSFETs and can drive up to 1-A source, 2-A sink peak currents. A bootstrap capacitor generates the supply voltage of the high-side gate drive. The supply voltage of the low-side gate driver is generated using a linear regulator GVDD from the PVDD power supply that regulates to 12 V.

A Smart Gate Drive architecture provides the ability to dynamically adjust the strength of the gate drive output current which lets the gate driver control the VDS switching speed of the power MOSFET. This feature lets the user remove the external gate drive resistors and diodes, reducing the component count in the bill of materials (BOM), cost, and area of the printed circuit board (PCB). The architecture also uses an internal state machine to protect against short-circuit events in the gate driver, control the half-bridge dead time, and protect against dV/dt parasitic turn on of the external power MOSFET.

The DRV8334 integrates current sense amplifiers for monitoring current level through all the external halfbridges using a low-side shunt resistor. The gain setting of the current sense amplifier can be adjusted through SPI commands.

In addition to the high level of device integration, the DRV8334 provides a wide range of integrated protection features. These features include power supply undervoltage lockout (PVDD UV), regulator undervoltage lockout (GVDDUV), VDS overcurrent monitoring (VCP), R_{SENSE} over current monitoring (SNS_OCP), and overtemperature shutdown (OTW and OTSD). Fault events are indicated by the nFAULT pin.

7.2 Functional Block Diagram

22 *提交文档反馈* extraction of District District Diagnation District District Copyright © 2024 Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Three BLDC Gate Drivers

The DRV8334 integrates three, half-bridge gate drivers, each capable of driving high-side and low-side Nchannel power MOSFETs. Internal trickle charge pump provides the correct gate bias voltage to the high-side MOSFET across a wide operating voltage range in addition to providing 100% support of the duty cycle. A linear regulator (GVDD) provides the gate bias voltage for the low-side MOSFETs. The half-bridge gate drivers can be used in combination to drive a three-phase motor or separately to drive other types of loads.

7.3.1.1 PWM Control Modes

The DRV8334 provides four different PWM control modes to support various commutation and control methods. In SPI device variants PWM control mode is adjustable through PWM_MODE register bits.

7.3.1.1.1 6x PWM Mode

In 6x PWM mode, the corresponding INHx and INLx signals control the output state as listed in $\frac{1}{\sqrt{6}}$ 7-1.

INLx	INH_x	GLx	GH_x	Note
				Shoot through protection

表 **7-1. 6x PWM Mode Truth Table**

7.3.1.1.2 3x PWM Mode with INLx enable control

In 3x PWM mode, the INHx pin controls each half-bridge and supports two output states: low or high. The INLx pin is used to put both high-side and low-side gate drive outputs low. If the state is not required, tie all INLx pins to logic high. The corresponding INHx and INLx signals control the output state as listed in $\frac{1}{\mathcal{R}}$ 7-2.

. .	__	____	_____
INLx	INHx	GLx	GH_x

表 **7-2. 3x PWM Mode Truth Table**

7.3.1.1.3 3x PWM Mode with SPI enable control

In 3x PWM mode, the INHx pin controls output states of GHx and GLx. If SPI register bit DRVEN x (x=A,B,C) is 0b, GHx and GLx are pulled low. INLx is not used by the device for PWM control. The corresponding INHx signal and DRVEN x control the output state as listed in table.

表 **7-3. 3x PWM Mode (SPI Enable Control) Truth**

Table				
DRVEN_x	INL	INHx	GLx	GH_x

备注

SPI register bit DRVEN x is valid for any PWM mode settings.

7.3.1.1.4 1x PWM Mode

In 1x PWM mode, the device uses 6-step block commutation tables that are stored internally. This feature allows for a three-phase BLDC motor to be controlled using one PWM sourced from a simple controller. The PWM is applied on the INHA pin and determines the output frequency and duty cycle of the half-bridges.

The half-bridge output states are managed by the INLA, INHB, and INLB pins which are used as state logic inputs. The state inputs can be controlled by an external controller or connected directly to the digital outputs of the Hall effect sensor from the motor (INLA = HALL_A, INHB = HALL_B, INLB = HALL_C). The 1x PWM mode usually operates with synchronous rectification (low-side MOSFET recirculation).

The INHC input controls the direction through the 6-step commutation table which is used to change the direction of the motor when Hall effect sensors are directly controlling the state of the INLA, INHB, and INLB inputs. Tie the INHC pin low if this feature is not required.

The INLC input brakes the motor by turning off all high-side MOSFETs and turning on all low-side MOSFETs when the INLC pin is pulled low. This brake is independent of the state of the other input pins. Tie the INLC pin high if this feature is not required.

表 **7-4. Synchronous 1x PWM Mode**

(1) *!PWM* is the inverse of the PWM signal.

表 **7-5. Asynchronous 1x PWM Mode 1PWM_COM = 1 (SPI Only)**

 \boxtimes 7-2 and \boxtimes 7-3 show the different possible configurations in 1x PWM mode.

图 **7-2. 1x PWM**—**Simple Controller**

图 **7-3. 1x PWM**—**Hall Effect Sensor**

7.3.1.1.5 SPI Gate Drive Mode

In SPI Gate Drive Mode, the corresponding DRV_GLx and DRV_GHx signals control the output state as listed in table.

SPI DRV_GLx SPI DRV_GHx	GLx	GH_x

表 **7-6. SPI Gate Drive Mode Truth Table**

7.3.1.2 Gate Drive Architecture

The gate driver device use a complimentary, push-pull topology for both the high-side and low-side drivers. This topology allows for both a strong pullup and pulldown of the external MOSFET gates. The low side gate drivers are supplied directly from the GVDD regulator supply. For the high-side gate drivers a bootstrap diode and capacitor are used to generate the floating high-side gate voltage supply. The bootstrap diode is integrated and an external bootstrap capacitor is used on the BSTx pin. To support 100% duty cycle control, a trickle charge pump is integrated into the device. The trickle charge pump is connected to the BSTx node to prevent voltage drop due to the leakage currents of the driver and external MOSFET.

图 **7-4. DRV8334 Gate Driver Power Supply Architecture**

7.3.1.2.1 Bootstrap diode

The bootstrap diode is necessary to generate the high-side bias and is included in the driver device. The diode anode is connected to GVDD through an internal resistor and cathode connected to BSTx. With the C_{BST} capacitor connected to BSTx and the SHx pins, the C_{BST} capacitor charge is refreshed every switching cycle when SHx transitions to ground. The capacitor value C_{BST} is dependent on the gate charge of the high-side MOSFET and must be selected considering PWM control and voltage drop of the MOSFET gate. The boot diode provides fast recovery times, low diode resistance, and voltage rating margin to allow for efficient and reliable operation.

7.3.1.2.2 GVDD Charge pump

The GVDD charge pump provides a regulated voltage on GVDD pin. The GVDD is a power supply source of bootstrap diode and also VCP Trickle charge pump.

备注 Setting DIS_GVDD_SS to 1b is recommended after power up. In case DIS_GVDD_SS remains 0b, the GVDD output load capability may not meet the test limits of electrical characteristic table when PVDD input voltage is lower than 7.2V.

7.3.1.2.3 VCP Trickle Charge pump

The device has charge pump that provides current to C_{BST} bootstrap capacitor so that the bootstrap capacitor stays charged. This allows gate driver to operate 100% duty cycle. The charge pump also supports pre-charge of C_{RST} capacitor at power up.

In addition to the support of 100% PWM duty cycle operation, the VCP charge pump is designed to support an overdrive supply for external components. The supply voltage V_{VCP} is available on VCP pin and the voltage is regulated with respect to VDRAIN, where a capacitor is connected between VCP and VDRAIN pins. The VCP voltage may be used for an overdrive supply of external switch control circuits such as battery reverse protection

switch, high-side switch, or motor phase isolation switches. While the VCP charge pump is designed to support these external loads, care must be taken to avoid exceeding the total current limit of the overdrive supply.

备注

At the device power up, a VCP under voltage flag VCP UV is reported and remains latched. The VCP_UV status flag can be cleared through a SPI write command CLR_FLT by MCU.

7.3.1.2.4 Gate Driver Output

The gate drivers use a Smart Gate Drive architecture to provide switching control of the external power MOSFETs, additional steps to protect the MOSFETs, and optimal tradeoffs between efficiency and robustness. This architecture is implemented through two components called IDRIVE and TDRIVE. The IDRIVE gate drive current and TDRIVE gate drive time should be initially selected based on the parameters of the external power MOSFET used in the system and the desired rise and fall times.

图 **7-5. Gate Driver Architecture**

7.3.1.2.5 Passive and Semi-active pull-down resistor

Each gate driver has a passive pull down between the gate and source to keep the external MOSFETs turned off in unpowered conditions. In addition a semi-active pull down circuit of low-side gate driver reduces the gate impedance during SLEEP mode.

7.3.1.2.6 TDRIVE Gate Drive Timing Control

The device integrates TDRIVE gate drive timing control to prevent parasitic dV/dt gate turn on of external MOSFETs. Strong pull-down I_{STRONG} current is enabled on the opposite MOSFET gate whenever a MOSFET is switching. The strong pulldown lasts for the TDRIVE duration. This feature helps to remove parasitic charge that couples into the MOSFET gate when the half-bridge switch-node voltage slews rapidly.

图 **7-6. TDRIVE Gate Drive Timing Control (DEADT_MODE = 0b)**

图 **7-7. TDRIVE Gate Drive Timing Control (DEADT_MODE = 1b)**

7.3.1.2.7 Propagation Delay

The propagation delay time (t_{nd}) is measured as the time between an input logic edge to a detected output change. This time has two parts consisting of the digital propagation delay, and the delay through the analog gate drivers.

To support multiple control modes and dead time insertion, a small digital delay is added as the input command propagates through the device. Lastly, the analog gate drivers have a small delay that contributes to the overall propagation delay of the device.

7.3.1.2.8 Deadtime and Cross-Conduction Prevention

In 6xPWM mode of DRV8334, high-side INHx and low-side INLx inputs operate independently, with an exception to prevent cross conduction when the high and low side of the same half-bridge are turned ON at same time. The device pulls high- and low- side gate outputs low to prevent shoot through condition of power stage and a fault STP_FLT is reported when high- and low-side inputs are logic high at the same time.

In 6xPWM mode, if SPI register bit DEADT_MODE is 0b and DEADT_MODE_6X is 00b, the device monitors INHx and INLx and inserts dead time if the period of INHx=INLx=Iow is shorter than t_{DEAD}. Other than 6xPWM mode, dead time is always inserted regardless of the configuration.

备注

If PWM_MODE is set to 001b - 101b, the STP_MODE bit shall be set to 1b to avoid a false flag of STP_FLT. The SPI register bit STP_MODE = 0b can be used only for PWM_MODE = 000b (6xPWM mode).

7.3.2 Low-Side Current Sense Amplifiers

The DRV8334 devices integrate high-performance low-side current sense amplifier for current measurements using low-side shunt resistors. Low-side current measurements are commonly used to implement overcurrent protection, external torque control, or brushless DC commutation with the external controller. The current sense amplifiers feature nine configurable gain settings between 5 and 40 V/V, which can be configured through SPI commands. The CSA output is referenced to the external voltage reference pin (VREF). The CSA output offset can be configured between 1/2 xVREF or 1/8 xVREF to support bidirectional or unidirectional current sensing as needed.

备注 By default, CSA output is disabled. CSA output can be enabled in SPI register IC_CTRL2.

图 **7-9. Current-Sense Amplifier Diagram**

7.3.2.1 Unidirectional Current Sense Operation

The DRV8334 internally generates a common mode voltage of 1/8 x VREF to obtain maximum resolution for current measurement. The current sense amplifier operates in a unidirectional mode and the SO pin outputs an analog voltage equal to the voltage across the SP and SN pins multiplied by the gain setting (G_{CSA}) .

Use 方程式 1 to calculate the current through the shunt resistor.

7.3.2.2 Bidirectional Current Sense Operation

In this mode, DRV8334 internally generates a common mode voltage of $\frac{1}{2}$ x VREF to enable bidirectional current measurement. The current sense amplifier operates in a bidirectional mode and the SO pin outputs an analog voltage equal to the voltage across the SP and SN pins multiplied by the gain setting (G_{CSA}) .

Use 方程式 2 to calculate the current through the shunt resistor (AREF_DIV = VREF / 2 case).

7.3.3 Gate Driver Shutdown

If a fault condition is detected or DRVOFF pin is driven by system, the device takes an action of gate driver shutdown. The high-side and low-side gate driver outputs are pulled down to turn off external MOSFETs.

7.3.3.1 DRVOFF Gate Driver Shutdown

When DRVOFF is driven high, the gate driver goes into shutdown mode, overriding signals on inputs pins INHx and INLx. DRVOFF bypasses the internal digital logic and is connected directly to the predriver. This pin provides a mechanism for externally monitored faults to disable the gate driver directly bypassing the external controller. When the DRVOFF pin is driven high, the device disables the gate driver and triggers the shutdown sequence.

图 **7-14. DRVOFF Gate Driver Output State**

7.3.3.2 Gate Driver Shutdown Timing Sequence

The device initiates gate driver shutdown sequence as shown in figure. The shutdown drive current can be programmed with SPI register IDRVN_SD. The gate driver uses I_{DRVN} SDD for t_{DRVN} SDD time to discharge gate of MOSFET. The shutdown current changes to I_{DRVN} sp current and is hold until end of t_{DRVN} sp time. After completion of shutdown sequence, gate driver outputs are in semi-active pull-down mode.

图 **7-15. Gate Drive Shutdown Sequence**

7.3.4 Gate Driver Protective Circuits

7.3.4.1 PVDD Supply Undervoltage Lockout (PVDD_UV)

If at any time the power supply voltage on the PVDD pin falls below the V_{PVDD} _{UV} threshold for longer than the $t_{\text{PVDD-UV-DG}}$ time, the DRV8334 detects a PVDD undervoltage event. After detecting the undervoltage condition, the gate driver disabled, charge pump disabled and nFAULT pin is driven low. After PVDD UV condition is cleared, the fault state remains latched and can be cleared through an SPI command.

7.3.4.2 GVDD Undervoltage Lockout (GVDD_UV)

If at any time the voltage on the GVDD pin falls lower than the V_{GVDD} UV threshold voltage for longer than the $t_{GVDD-UV-DG}$ time, the device detects a GVDD undervoltage event. After detecting the GVDD-UV undervoltage event, the gate driver disabled, charge pump disabled and nFAULT pin is driven low. After GVDD_UV condition is cleared, the fault state remains latched and can be cleared through an SPI command.

7.3.4.3 BST Undervoltage Lockout (BST_UV)

If at any time the voltage across BTSx and SHx pins falls lower than the V_{BST UV} threshold voltage for longer than the t_{BST UV DG} time, the device detects a BST undervoltage event. After detecting the BST_UV undervoltage event, the gate driver disabled and nFAULT pin is driven low. After BST_UV condition is cleared, the fault state remains latched and can be cleared through an SPI command

7.3.4.4 MOSFET VDS Overcurrent Protection (VDS_OCP)

The device has adjustable V_{DS} voltage monitors to detect overcurrent or short-circuit conditions on the external power MOSFETs. A MOSFET overcurrent event is sensed by monitoring the V_{DS} voltage drop across the external MOSFET $R_{DS(on)}$. The high-side VDS monitors measure between the VDRAIN and SHx pins and the low-side VDS monitors measure between the SHx and SLx pins. If the voltage across external MOSFET exceeds the V_{DSLVL} threshold for longer than the t_{DSDG} deglitch time, a VDS_OCP event is recognized. After detecting the VDS overcurrent event, all of the gate driver outputs are driven low to disable the external MOSFETs and nFAULT pin is driven low. VDS level and deglitch time are programmable.

7.3.4.5 VSENSE Overcurrent Protection (SEN_OCP)

Overcurrent is also monitored by sensing the voltage drop across the external current sense resistor between SPx and SNx pin. If at any time the difference voltage of SPx-SNx exceeds the $V_{\rm SEN\ OCP}$ threshold for longer than the t_{OCP_DEG} deglitch time, a SEN_OCP event is recognized. After detecting the SEN_OCP over current event, all of the gate driver outputs are driven low to disable the external MOSFETs and nFAULT pin is driven low. The V_{SENSE} threshold and deglitch time are programmable. After SEN OCP condition is cleared, the fault state remains latched and can be cleared through SPI command.

7.3.4.6 Phase Comparators

The device has three integrated phase comparators, each of which monitors the voltage at the SHx pin against the voltage on the VDRAIN pin. The phase comparators can be used to monitor the voltage of the SHx pin for motor commutation control, measurement of the time from input to output, or for diagnostics of the drivers, external MOSFETs, and external load.

The phase comparator thresholds are created with a resistor divider between the VDRAIN and GND pins. The threshold voltage is sent to the phase comparator and compared against the SHx voltage with respect to GND.

The device can be configured to enable three push-pull digital outputs on INLA, INLB and INLC pins. The outputs indicate the status of each phase comparator output. When INLx are used for phase comparator outputs, SPI register bit PWM_MODE must be configured to 010b (3xPWM mode with SPIN enable control) to control low-side gate drivers.

The device integrates a logic to compare the digital inputs INHx and the phase comparator outputs. If a miscompare is detected, the fault is reported on SPI register bits PHCx_FLT.

Copyright © 2024 Texas Instruments Incorporated t and $\frac{d}{dx}$ and $\frac{d}{dx}$ are composited to $\frac{d}{dx}$ and $\frac{d}{dx}$ are composited to $\frac{d}{dx}$ and $\frac{d}{dx}$ are composited to t and t are composited to t and

7.3.4.7 Thermal Shutdown (OTSD)

If the die temperature exceeds the trip point of the thermal shutdown limit (T_{OTSD}), OTSD event is recognized. After detecting the OTSD overtemperature event, if OTSD MODE is Fault mode, all of the gate driver outputs are driven low to disable the external MOSFETs, charge pump and current sense are disabled, and nFAULT pin is driven low. After OTSD condition is cleared, the fault state remains latched and can be cleared through an SPI command (CLR_FLT). The OTSD_MODE is Fault mode by default. If OTSD condition is detected during device power up, nFAULT stays low and charge pump and current sense remain disabled until OTSD condition is removed and SPI command (CLR_FLT) is sent by MCU.

7.3.4.8 Thermal Warning (OTW)

If the die temperature exceeds the trip point of the thermal warning (T_{OTW}) , the OTW bit is set in the registers of SPI devices. The device performs no additional action and continues to function. After the die temperature falls lower than the hysteresis point of the thermal warning, the OTW bit remains latched and can be cleared through an SPI command CLR_FLT. If OTW bit is 1b, nFAULT stays high when WARN_MODE bit 1b.

7.3.4.9 OTP CRC

After each power up, the device performs an OTP CRC check. If the calculated CRC8 checksum does not match the CRC8 checksum stored in the internal OTP memory, the OTP_CRC failed flag is set.

7.3.4.10 SPI Watchdog Timer

The device integrates a programmable window-type SPI watchdog timer to verify that the external controller is operating. The SPI watchdog timer can be enabled by writing a 1 to WDT_EN SPI register bit. The watchdog timer is disabled by default. When the watchdog timer is enabled, an internal timer starts to count up. A valid SPI access resets the timer. This valid SPI access must be issued between the lower window time and the upper window time. If a watchdog timer fault is detected, nFAULT pin is asserted low.

7.4 Device Functional Modes

7.4.1 Gate Driver Functional Modes

7.4.1.1 Sleep Mode

The nSLEEP pin manages the state of the DRV8334. When the nSLEEP pin is low, the device goes to a lowpower sleep mode. In sleep mode, all gate drivers are disabled, sense amplifiers are disabled, all external MOSFETs are disabled, and the GVDD regulator is disabled. The t_{SLEEP} time must elapse after a falling edge on the nSLEEP pin before the device goes to sleep mode. The device comes out of sleep mode automatically if the nSLEEP pin is pulled high. The t_{WAKE} time must elapse before the device is ready for inputs.

7.4.1.2 Operating Mode

When the nSLEEP pin is high and the V_{PVDD} voltage is greater than the V_{UVLO} voltage, the device goes to operating mode. The t_{WAKE} time must elapse before the device is ready for inputs. In this mode the GVDD regulator and AVDD regulator are active

7.4.2 Device Power Up Sequence

图 7-16. Device Power Up Sequence and t_{WAKE}

7.5 Programming

7.5.1 SPI

The device uses a serial peripheral interface (SPI) bus to set device configurations, operating parameters, and read out diagnostic information. The device SPI operates in slave mode and connects to a master external controller. If SPI CRC (SPI CRC EN = 1b) is enabled, the SPI input data (SDI) word consists of a 32 bit word, with an 8 bit command, 16 bits of data, and 8 bit CRC (initial value 0xFF, polynomial 0x2F). The SPI output data (SDO) word consists of a 32 bit word, with an 8-bit status data, 16 bits of register data and 8bit CRC (initial value 0xFF, polynomial $0x2F$). If SPI CRC is disabled (SPI CRC EN = 0b), the SPI data word consists of 24 bit word, where 8 bit CRC is excluded.

备注

CRC is enabled by default. To disable CRC, transmit "0x0009" to register 0x1C with CRC value "0x6E" (full SPI frame should be "0x3800096E") after device power-up.

A valid frame must meet the following conditions:

- The SCLK pin should be low when the nSCS pin transitions from high to low and from low to high.
- The nSCS pin should be pulled high for at least 400 ns between words.
- When the nSCS pin is pulled high, any signals at the SCLK and SDI pins are ignored and the SDO pin is set Hi-Z.
- Data is captured on the falling edge of SCLK and data is propagated on the rising edge of SCLK.
- The most significant bit (MSB) is shifted in and out first.
- A full 32 (or 24) SCLK cycles must occur for transaction to be valid.
- If the data word sent to the SDI pin is not 32 (or 24) bits, a frame error occurs and the data word is ignored.
- For a write command, the existing data in the register being written to is shifted out on the SDO pin following the 8 bit command data.
- The SDO pin is a push-pull type output.
- The SPI fault is confirmed at the rising edge of nSCS.

7.5.2 SPI Format

The SDI input data word is 32 (or 24) bits long and consists of the following format:

- 7 address bits, A6-A0
- 1 read or write bit, W0. W0 = 0b for write command and W0 = 1b for read command.
- 16 data bits, D15-D0
- \cdot 8-bit CRC if SPI_CRC_EN = 1b.

The SDO output data word is 32 (or 24) bits long and consists of the following format.

- 1 fault status bit, F. This bit is identical to IC STAT1 FAULT register bit.
- 7 read back bits, A6-A0. This is the read back of incoming 7 address bits of SDI in the same SPI frame. The device captures SDI at the rising edge of SCLK and pushes it out on falling edge of SCLK.
- 16 data bits, D15-D0. This is read data of the addressed register. For write command, it is the data previously stored in the addressed register.
- \cdot 8-bit CRC if SPI CRC EN = 1b.

7.5.3 SPI Format Diagrams

图 **7-17. SPI Format - 32-bit frame (SPI_CRC_EN = 1b)**

7.6 Register Maps

This section is a preliminary register map of DRV8334, and is subject to change.

7.6.1 STATUS Registers

表 7-7 lists the memory-mapped registers for the STATUS registers. All register offset addresses not listed in 表 7-7 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. $\bar{\mathcal{R}}$ 7-8 shows the codes that are used for access types in this section.

表 **7-8. STATUS Access Type Codes**

7.6.1.1 IC_STAT1 Register (Address = 0h) [Reset = 8000h]

IC_STAT1 is shown in 表 7-9.

表 **7-9. IC_STAT1 Register Field Descriptions** (续)

7.6.1.2 IC_STAT2 Register (Address = 1h) [Reset = 0000h]

IC_STAT2 is shown in 表 7-10.

Return to the Summary Table.

表 **7-10. IC_STAT2 Register Field Descriptions**

7.6.1.3 IC_STAT3 Register (Address = 2h) [Reset = 0000h]

IC_STAT3 is shown in 表 7-11.

Return to the Summary Table.

7.6.1.4 IC_STAT4 Register (Address = 3h) [Reset = 0000h]

IC_STAT4 is shown in 表 7-12.

Return to the Summary Table.

表 **7-12. IC_STAT4 Register Field Descriptions**

7.6.1.5 IC_STAT5 Register (Address = 4h) [Reset = 0000h]

IC_STAT5 is shown in 表 7-13.

Return to the Summary Table.

表 **7-13. IC_STAT5 Register Field Descriptions**

7.6.1.6 IC_STAT6 Register (Address = 5h) [Reset = 0000h]

IC_STAT6 is shown in 表 7-14.

Return to the Summary Table.

表 **7-14. IC_STAT6 Register Field Descriptions**

7.6.2 CONTROL Registers

 $\bar{\textbf{\#}}$ 7-15 lists the memory-mapped registers for the CONTROL registers. All register offset addresses not listed in $\bar{\textbf{\#}}$ 7-15 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. $\bar{\mathcal{R}}$ 7-16 shows the codes that are used for access types in this section.

表 **7-16. CONTROL Access Type Codes**

7.6.2.1 IC_CTRL1 Register (Address = 1Ah) [Reset = 0000h]

IC_CTRL1 is shown in 表 7-17.

Return to the Summary Table.

表 **7-17. IC_CTRL1 Register Field Descriptions**

Copyright © 2024 Texas Instruments Incorporated t and $\frac{d}{dx}$ and $\frac{d}{dx}$

7.6.2.2 IC_CTRL2 Register (Address = 1Bh) [Reset = 0006h]

IC_CTRL2 is shown in 表 7-18.

表 **7-18. IC_CTRL2 Register Field Descriptions** (续)

7.6.2.3 IC_CTRL3 Register (Address = 1Ch) [Reset = 8001h]

IC_CTRL3 is shown in 表 7-19.

Return to the Summary Table.

表 **7-19. IC_CTRL3 Register Field Descriptions**

Copyright © 2024 Texas Instruments Incorporated and the component of the control of t

7.6.2.4 GD_CTRL1 Register (Address = 1Eh) [Reset = 0138h]

GD_CTRL1 is shown in 表 7-20.

表 **7-20. GD_CTRL1 Register Field Descriptions** (续)

7.6.2.5 GD_CTRL2 Register (Address = 1Fh) [Reset = 0717h]

GD_CTRL2 is shown in 表 7-21.

7.6.2.6 GD_CTRL3 Register (Address = 21h) [Reset = 0700h]

GD_CTRL3 is shown in 表 7-22.

Return to the Summary Table.

表 **7-22. GD_CTRL3 Register Field Descriptions**

7.6.2.7 GD_CTRL3B Register (Address = 22h) [Reset = 0000h]

GD_CTRL3B is shown in 表 7-23.

Return to the Summary Table.

7.6.2.8 GD_CTRL4 Register (Address = 23h) [Reset = 0000h]

GD CTRL4 is shown in $\overline{\mathcal{R}}$ 7-24.

表 **7-24. GD_CTRL4 Register Field Descriptions**

7.6.2.9 GD_CTRL5 Register (Address = 24h) [Reset = 0007h]

GD_CTRL5 is shown in 表 7-25.

7.6.2.10 GD_CTRL6 Register (Address = 25h) [Reset = 0000h]

GD_CTRL6 is shown in 表 7-26.

Return to the Summary Table.

表 **7-26. GD_CTRL6 Register Field Descriptions**

7.6.2.11 GD_CTRL7 Register (Address = 26h) [Reset = 0000h]

GD_CTRL7 is shown in 表 7-27.

7.6.2.12 CSA_CTRL Register (Address = 29h) [Reset = 0000h]

CSA_CTRL is shown in 表 7-28.

Return to the Summary Table.

Copyright © 2024 Texas Instruments Incorporated and the component of the control of t

表 **7-28. CSA_CTRL Register Field Descriptions** (续)

7.6.2.13 MON_CTRL1 Register (Address = 2Bh) [Reset = 4002h]

MON_CTRL1 is shown in $\overline{\mathcal{R}}$ 7-29.

Return to the Summary Table.

表 **7-29. MON_CTRL1 Register Field Descriptions**

7.6.2.14 MON_CTRL2 Register (Address = 2Ch) [Reset = 1101h]

MON_CTRL2 is shown in 表 7-30.

Return to the Summary Table.

表 **7-30. MON_CTRL2 Register Field Descriptions**

7.6.2.15 MON_CTRL3 Register (Address = 2Dh) [Reset = 003Bh]

MON_CTRL3 is shown in 表 7-31.

Return to the Summary Table.

表 **7-31. MON_CTRL3 Register Field Descriptions**

表 **7-31. MON_CTRL3 Register Field Descriptions** (续)

7.6.2.16 MON_CTRL4 Register (Address = 2Eh) [Reset = 0000h]

MON_CTRL4 is shown in $\overline{\mathcal{R}}$ 7-32.

Return to the Summary Table.

表 **7-32. MON_CTRL4 Register Field Descriptions**

7.6.2.17 MON_CTRL5 Register (Address = 2Fh) [Reset = 0000h]

MON_CTRL5 is shown in $\overline{\mathcal{R}}$ 7-33.

Return to the Summary Table.

表 **7-33. MON_CTRL5 Register Field Descriptions**

表 **7-33. MON_CTRL5 Register Field Descriptions** (续)

7.6.2.18 MON_CTRL6 Register (Address = 30h) [Reset = 20BBh]

MON_CTRL6 is shown in 表 7-34.

Return to the Summary Table.

表 **7-34. MON_CTRL6 Register Field Descriptions**

表 **7-34. MON_CTRL6 Register Field Descriptions** (续)

8 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI' s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DRV8334 is primarily used in applications for three-phase brushless DC motor control. The design procedures in the $# 8.2$ section highlight how to use and configure the DRV8334 device.

8.2 Typical Application

8.2.1 Typical Application with 48-pin package

Figure shows a typical application diagram of DRV8334 48-pin packge.

8.2.1.1 External Components

External components lists the recommended external components.

表 **8-1. External Components (48-pin Package)**

DRV8334

8.2.2 Application Curves

图 **8-2. Device Powerup**

9 Layout

9.1 Layout Guidelines

- Minimize length and impedance of GHx, SHx, GLx, and SLx traces. Use as few vias as possible to minimize parasitic inductance. It is also recommended to increase these trace widths shortly after routing away from the device pin to minimize parasitic resistance.
- Keep BSTx capacitors close to their respective pins
- Keep CPH/CPL flying capacitor as close to the device pins as possible
- Keep PVDD capacitors close to PVDD pin
- Keep VDRAIN capacitor close to VDRAIN pin to supply steady switching current for the charge pump.
- Additional bulk capacitance is required to bypass the high current path on the external MOSFETs. This bulk capacitance should be placed such that it minimizes the length of any high current paths through the external MOSFETs. The connecting metal traces should be as wide as possible, with numerous vias connecting PCB layers. These practices minimize inductance and let the bulk capacitor deliver high current.
- Connect SLx pins to MOSFET source, not directly to GND, for accurate VDS detection.
- Route SNx/SPx pins in parallel from the sense resistor to the device. Place filtering components close to the device pins to minimize post-filter noise coupling. Ensure that SNx/SPx stay separated from GND plane to achieve best CSA accuracy.
- The exposed pad is used for thermal dissipation, not electrical grounding, and has a high-impedance connection to the GND/AGND pins. Therefore, it is recommended to connect the exposed pad to the best thermal GND, and to connect the GND/AGND pins to the MCU-reference GND.

9.2 Layout Example

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

- Texas Instruments,*Understanding Smart Gate Drive (Rev. D)* application report
- Texas Instruments, *Brushless-DC Motor Driver Considerations and Selection Guide (Rev. A) application report*
- Texas Instruments, *Designing High-Side and 3-Phase Isolator MOSFET Circuits in Motor Apps* application note
- Texas Instruments, *Best Practices for Board Layout of Motor Drivers (Rev. B)* application note
- Texas Instruments,*PowerPAD™ Thermally Enhanced Package* application report
- Texas Instruments,*PowerPAD™ Made Easy* application report
- Texas Instruments,*Sensored 3-Phase BLDC Motor Control Using MSP430* application report
- Texas Instruments, *Hardware Design Considerations for an Electric Bicycle Using a BLDC Motor* application report

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Community Resources

10.4 Trademarks

所有商标均为其各自所有者的财产。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

11.1 Package Option Addendum

Packaging Information

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

11.2 Tape and Reel Information

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
_ per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does

exceed 0.15 mm per side. 4. Reference JEDEC registration MS-026. 5. Feature may not be present.

EXAMPLE BOARD LAYOUT

PHP0048P PowerPAD HTQFP - 1.2 mm max height TM

PLASTIC QUAD FLATPACK

- 6. Publication IPC-7351 may have alternate designs.
-
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. See technical brief, Powerpad thermally enhanced Texas Instruments Literature No. SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.
- 10. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

PHP0048P POWerPAD™ HTQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

7 x 7, 0.5 mm pitch QUAD FLATPACK

GENERIC PACKAGE VIEW

PHP 48 TQFP - 1.2 mm max height

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

PACKAGE OUTLINE PHP0048P PowerPAD HTQFP - 1.2 mm max height TM

PLASTIC QUAD FLATPACK

NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MS-026.
- 5. Feature may not be present.

EXAMPLE BOARD LAYOUT

PHP0048P PowerPAD HTQFP - 1.2 mm max height TM

PLASTIC QUAD FLATPACK

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. See technical brief, Powerpad thermally enhanced package, Texas Instruments Literature No. SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.
- 10. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

PHP0048P PowerPAD HTQFP - 1.2 mm max height TM

PLASTIC QUAD FLATPACK

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Motor/Motion/Ignition Controllers & Drivers](https://www.xonelec.com/category/semiconductors/integrated-circuits-ics/power-management-ics/motor-motion-ignition-controllers-drivers) *category:*

Click to view products by [Texas Instruments](https://www.xonelec.com/manufacturer/texasinstruments) *manufacturer:*

Other Similar products are found below :

[FSB50550TB2](https://www.xonelec.com/mpn/onsemiconductor/fsb50550tb2) [MSVCPM2-63-12](https://www.xonelec.com/mpn/carlogavazzi/msvcpm26312) [MSVGW45-14-2](https://www.xonelec.com/mpn/carlogavazzi/msvgw45142) [MSVGW54-14-3](https://www.xonelec.com/mpn/carlogavazzi/msvgw54143) [NTE7043](https://www.xonelec.com/mpn/nte/nte7043) [LA6565VR-TLM-E](https://www.xonelec.com/mpn/onsemiconductor/la6565vrtlme) [LB1837M-TLM-E](https://www.xonelec.com/mpn/onsemiconductor/lb1837mtlme) [STK534U342C-E](https://www.xonelec.com/mpn/onsemiconductor/stk534u342ce) [AM4967GSTR-G1](https://www.xonelec.com/mpn/diodesincorporated/am4967gstrg1) [TB6562AFG\(O,8,EL\)](https://www.xonelec.com/mpn/toshiba/tb6562afgo8el) [LA6584JA-AH](https://www.xonelec.com/mpn/onsemiconductor/la6584jaah) [LB11961-W-AH](https://www.xonelec.com/mpn/onsemiconductor/lb11961wah) [LC898212XD-SH](https://www.xonelec.com/mpn/onsemiconductor/lc898212xdsh) [NCV70501DW002R2G](https://www.xonelec.com/mpn/onsemiconductor/ncv70501dw002r2g) [VNH5200ASTR-E](https://www.xonelec.com/mpn/stmicroelectronics/vnh5200astre) [TND315S-TL-2H](https://www.xonelec.com/mpn/onsemiconductor/tnd315stl2h) [FSB50250AB](https://www.xonelec.com/mpn/onsemiconductor/fsb50250ab) [FNA41060](https://www.xonelec.com/mpn/onsemiconductor/fna41060) [MSVBTC50E](https://www.xonelec.com/mpn/carlogavazzi/msvbtc50e) [MSVCPM3-54-12](https://www.xonelec.com/mpn/carlogavazzi/msvcpm35412) [MSVCPM3-63-12](https://www.xonelec.com/mpn/carlogavazzi/msvcpm36312) [MSVCPM4-63-12](https://www.xonelec.com/mpn/carlogavazzi/msvcpm46312) [FSB50550AB](https://www.xonelec.com/mpn/onsemiconductor/fsb50550ab) [L99MC6TR](https://www.xonelec.com/mpn/stmicroelectronics/l99mc6tr) [LC898301XA-MH](https://www.xonelec.com/mpn/onsemiconductor/lc898301xamh) [LV8413GP-TE-L-E](https://www.xonelec.com/mpn/onsemiconductor/lv8413gptele) [MSVGW45-14-3](https://www.xonelec.com/mpn/carlogavazzi/msvgw45143) [MSVGW54-14-4](https://www.xonelec.com/mpn/carlogavazzi/msvgw54144) [IRSM515-025DA4](https://www.xonelec.com/mpn/infineon/irsm515025da4) [LB11851FA-BH](https://www.xonelec.com/mpn/onsemiconductor/lb11851fabh) [STIPN2M50-](https://www.xonelec.com/mpn/stmicroelectronics/stipn2m50h) [H](https://www.xonelec.com/mpn/stmicroelectronics/stipn2m50h) [BH67172NUX-GE2](https://www.xonelec.com/mpn/rohm/bh67172nuxge2) [DMPUC-R2](https://www.xonelec.com/mpn/carlogavazzi/dmpucr2) [AIS-D-42MA](https://www.xonelec.com/mpn/autonics/aisd42ma) [FNB81560T3](https://www.xonelec.com/mpn/onsemiconductor/fnb81560t3) [NCV7535DBR2G](https://www.xonelec.com/mpn/onsemiconductor/ncv7535dbr2g) [NCP81274MNTXG](https://www.xonelec.com/mpn/onsemiconductor/ncp81274mntxg) [LB11685AV-W-AH](https://www.xonelec.com/mpn/onsemiconductor/lb11685avwah) [IM240S6Y1BAKMA1](https://www.xonelec.com/mpn/infineon/im240s6y1bakma1) [FSB50450BL](https://www.xonelec.com/mpn/onsemiconductor/fsb50450bl) [FSB50450BSL](https://www.xonelec.com/mpn/onsemiconductor/fsb50450bsl) [FSB50550BSL](https://www.xonelec.com/mpn/onsemiconductor/fsb50550bsl) [IKCM15L60GD](https://www.xonelec.com/mpn/infineon/ikcm15l60gd) [DA7280-00FV2](https://www.xonelec.com/mpn/dialogsemiconductor/da728000fv2) [IM240M6Z1BALMA1](https://www.xonelec.com/mpn/infineon/im240m6z1balma1) [FSB50550BL](https://www.xonelec.com/mpn/onsemiconductor/fsb50550bl) [MP9517GJS-P](https://www.xonelec.com/mpn/monolithicpowersystems/mp9517gjsp) [TLE9877QXA40XUMA3](https://www.xonelec.com/mpn/infineon/tle9877qxa40xuma3) [BA6868FM-E2](https://www.xonelec.com/mpn/rohm/ba6868fme2) [HT8835ARDZ](https://www.xonelec.com/mpn/htcsemi/ht8835ardz)