

# DS25BR150 3.125 Gbps LVDS Buffer

Check for Samples: DS25BR150

## **FEATURES**

- DC 3.125 Gbps Low Jitter, High Noise Immunity, Low Power Operation
- On-Chip 100 Ω Input and Output Termination Minimizes Insertion and Return Losses, Reduces Component Count and Minimizes Board Space
- 7 kV ESD on LVDS I/O Pins Protects Adjoining Components
- Small 3 mm x 3 mm WSON-8 Space Saving Package

### **APPLICATIONS**

- Clock or Data Buffering / Repeating
- OC-48 / STM-16 Clock or Data Buffering / Repeating
- InfiniBand
- FireWire


## **DESCRIPTION**

The DS25BR150 is a single channel 3.125 Gbps LVDS buffer optimized for high-speed signal transmission over printed circuit boards and balanced cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity.

The DS25BR150 is a buffer/repeater with very low power consumption. Other LVDS devices with similar IO characteristics and with signal conditioning features include the following products. The DS25BR110 features four levels of equalization for use as an optimized receiver device, the DS25BR120 features four levels of pre-emphasis for use as an optimized driver device, and the DS25BR100 features both pre-emphasis and equalization for use as an optimized repeater device.

Wide input common mode range allows the receiver to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires a minimal space on the board while the flow-through pinout allows easy board layout. The differential inputs and outputs are internally terminated with a  $100\Omega$  resistor to lower device input and output return losses, reduce component count, and further minimize board space.

## **Typical Application**




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


All trademarks are the property of their respective owners.



## **Block Diagram**



# Pin Diagram



**WSON Package** 

#### **PIN DESCRIPTION**

Pin Name	Pin Name	Pin Type	Pin Description	
NC	1	NA	"NO CONNECT" pin.	
IN+	2	Input	Non-inverting LVDS input pin.	
IN-	3	Input	Inverting LVDS input pin.	
NC	4	NA	"NO CONNECT" pin.	
NC	5	NA	"NO CONNECT" pin.	
OUT-	6	Output	Inverting LVDS output pin.	
OUT+	7	Output	Non-inverting LVDS Output pin.	
VCC	8	Power	Power supply pin.	
GND	DAP	Power	Ground pad (DAP - die attach pad)	



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



# Absolute Maximum Ratings(1)(2)

Supply Voltage (V <sub>CC</sub> )		-0.3V to +4V
LVDS Input Voltage (IN+, IN-)		-0.3V to +4V
Differential Input Voltage  VID	1V	
LVDS Output Voltage (OUT+, OUT-)		-0.3V to (V <sub>CC</sub> + 0.3V)
LVDS Differential Output Voltage ((OUT+) -	(OUT-))	0V to 1V
LVDS Output Short Circuit Current Duration	1	5 ms
Junction Temperature		+150°C
Storage Temperature Range		−65°C to +150°C
Lead Temperature Range	Soldering (4 sec.)	+260°C
Maximum Package Power Dissipation at	NGQ Package	2.08W
25°C	Derate NGQ Package	16.7 mW/°C above +25°C
Package Thermal Resistance	$\theta_{JA}$	+60.0°C/W
	$\theta_{JC}$	+12.3°C/W
ESD Susceptibility	HBM <sup>(3)</sup>	≥7 kV
	MM <sup>(4)</sup>	≥250V
	CDM <sup>(5)</sup>	≥1250V

<sup>(1) &</sup>quot;Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.

- (2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
- 3) Human Body Model, applicable std. JESD22-A114C
- (4) Machine Model, applicable std. JESD22-A115-A
- (5) Field Induced Charge Device Model, applicable std. JESD22-C101-C

## **Recommended Operating Conditions**

	Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> )	3.0	3.3	3.6	V
Receiver Differential Input Voltage (V <sub>ID</sub> )	0		1	V
Operating Free Air Temperature (T <sub>A</sub> )	-40	+25	+85	°C

### **DC Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified. (1)(2)(3)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
LVDS O	UTPUT DC SPECIFICATIONS (OUT+, OUT-)	·	<u> </u>			
V <sub>OD</sub>	Differential Output Voltage		250	350	450	mV
$\Delta V_{OD}$	Change in Magnitude of V <sub>OD</sub> for Complimentary Output States	$R_L = 100\Omega$	-35		35	mV
Vos	Offset Voltage		1.05	1.2	1.375	V
$\Delta V_{OS}$	Change in Magnitude of V <sub>OS</sub> for Complimentary Output States	$R_L = 100\Omega$	-35		35	mV
los	Output Short Circuit Current (4)	OUT to GND		-25	-50	mA
		OUT to V <sub>CC</sub>		7.5	50	mA
C <sub>OUT</sub>	Output Capacitance	Any LVDS Output Pin to GND		1.2		pF
R <sub>OUT</sub>	Output Termination Resistor	Between OUT+ and OUT-		100		Ω

- (1) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
- (2) Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V<sub>OD</sub> and ΔV<sub>OD</sub>.
- (3) Typical values represent most likely parametric norms for V<sub>CC</sub> = +3.3V and T<sub>A</sub> = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.
- (4) Output short circuit current (I<sub>OS</sub>) is specified as magnitude only, minus sign indicates direction only.



## DC Electrical Characteristics (continued)

Over recommended operating supply and temperature ranges unless otherwise specified. (1)(2)(3)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
LVDS IN	IPUT DC SPECIFICATIONS (IN+, IN-)					
V <sub>ID</sub>	Input Differential Voltage		0		1	V
V <sub>TH</sub>	Differential Input High Threshold	$V_{CM} = +0.05V \text{ or } V_{CC}-0.05V$		0	+100	mV
$V_{TL}$	Differential Input Low Threshold		-100	0		mV
$V_{CMR}$	Common Mode Voltage Range	V <sub>ID</sub> = 100 mV	0.05		V <sub>CC</sub> - 0.05	V
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = 3.6V or 0V V <sub>CC</sub> = 3.6V or 0V		±1	±10	μΑ
C <sub>IN</sub>	Input Capacitance	Any LVDS Input Pin to GND		1.7		pF
R <sub>IN</sub>	Input Termination Resistor	Between IN+ and IN-		100		Ω
SUPPLY	CURRENT			•	•	
I <sub>CC</sub>	Supply Current			27	35	mA

## AC Electrical Characteristics(1)

Over recommended operating supply and temperature ranges unless otherwise specified. (2)(3)

Symbol	Parameter	Cond	litions	Min	Тур	Max	Units
LVDS O	UTPUT AC SPECIFICATIONS (OUT+, OUT-)			•			•
t <sub>PHLD</sub>	Differential Propagation Delay High to Low	D 4000			370	520	ps
t <sub>PLHD</sub>	Differential Propagation Delay Low to High	$R_L = 100\Omega$			355	520	ps
t <sub>SKD1</sub>	Pulse Skew  t <sub>PLHD</sub> - t <sub>PHLD</sub>   <sup>(4)</sup>				15	100	ps
t <sub>SKD2</sub>	Part to Part Skew <sup>(5)</sup>				45	160	ps
t <sub>LHT</sub>	Differential Propagation Delay High to Low  Differential Propagation Delay Low to High  Pulse Skew  t <sub>PLHD</sub> - t <sub>PHLD</sub>   <sup>(4)</sup>	D 4000			80	150	ps
t <sub>HLT</sub>	Fall Time	$R_L = 100\Omega$			80	150	ps
JITTER	PERFORMANCE (Figure 5)						
t <sub>DJ1</sub>	(0)	V <sub>ID</sub> = 350 mV	2.5 Gbps		11	33	ps
t <sub>DJ2</sub>	Deterministic Jitter (Peak-to-Peak Value ) (6)	V <sub>CM</sub> = 1.2V K28.5 (NRZ) 3.125 Gbps			15	41	ps
t <sub>RJ1</sub>	(3/	V <sub>ID</sub> = 350 mV	1.25 GHz		0.5	1	ps
t <sub>RJ2</sub>	Random Jitter (RMS Value) <sup>(/)</sup>	V <sub>CM</sub> = 1.2V Clock (RZ)	1.5625 GHz		0.5	1	ps
t <sub>TJ1</sub>	PERFORMANCE (Figure 5)  Deterministic Jitter (Peak-to-Peak Value ) (6)  Random Jitter (RMS Value) (7)	V <sub>ID</sub> = 350 mV	2.5 Gbps		0.04	0.11	UI <sub>P-P</sub>
t <sub>TJ2</sub>	Total Jitter (Peak to Peak Value) <sup>(8)</sup>	$V_{CM} = 1.2V$ PRBS-23 (NRZ)	3.125 Gbps		0.07	0.15	UI <sub>P-P</sub>

- Specification is ensured by characterization and is not tested in production.
- The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
- (3) Typical values represent most likely parametric norms for  $V_{CC} = +3.3V$  and  $T_A = +25^{\circ}C$ , and at the Recommended Operation Conditions at the time of product characterization and are not ensured.
- (4) t<sub>SKD1</sub>, |t<sub>PLHD</sub> t<sub>PHLD</sub>|, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.
- (5) t<sub>SKD2</sub>, Part to Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This
- specification applies to devices at the same V<sub>CC</sub> and within 5°C of each other within the operating temperature range.

  (6) Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5- character) patterns. Input stimulus jitter is subtracted algebraically.
- Measured on a clock edge with a histogram and an accumulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically.
- Measured on an eye diagram with a histogram and an accumulation of 3500 histogram hits. Input stimulus jitter is subtracted.



## **DC TEST CIRCUITS**




Figure 1. Differential Driver DC Test Circuit

# **AC Test Circuits and Timing Diagrams**




Figure 2. Differential Driver AC Test Circuit




Figure 3. Propagation Delay Timing Diagram




Figure 4. LVDS Output Transition Times




Figure 5. Jitter Measurements Test Circuit

Copyright © 2007–2013, Texas Instruments Incorporated



## **Device Operation**

#### INPUT INTERFACING

The DS25BR150 accepts differential signals and allows simple AC or DC coupling. With a wide common mode range, the DS25BR150 can be DC-coupled with all common differential drivers (i.e. LVPECL, LVDS, CML). The following three figures illustrate typical DC-coupled interface to common differential drivers. Note that the DS25BR150 inputs are internally terminated with a  $100\Omega$  resistor.




Figure 6. Typical LVDS Driver DC-Coupled Interface to DS25BR150 Input




Figure 7. Typical CML Driver DC-Coupled Interface to DS25BR150 Input




Figure 8. Typical LVPECL Driver DC-Coupled Interface to DS25BR150 Input

#### **OUTPUT INTERFACING**

The DS25BR150 outputs signals are compliant to the LVDS standard. It can be DC-coupled to most common differential receivers. The following figure illustrates typical DC-coupled interface to common differential receivers and assumes that the receivers have high impedance inputs. While most differential receivers have a common mode input range that can accommodate LVDS compliant signals, it is recommended to check the respective receiver's data sheet prior to implementing the suggested interface implementation.







Figure 9. Typical DS25BR150 Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver



# **Typical Performance Characteristics**



 $V_{CC} = 3.3V$ T<sub>A</sub> = 25℃ TOTAL RESIDUAL JITTER (ps) 50 NRZ PRBS-7 2.5 Gbps 40  $V_{ICM} = 1.0V$ 30 20  $V_{ICM} = 2.4V$ 10 0.25 0.40 0.55 0.70 0.85 1.00 DIFFERENTIAL INPUT VOLTAGE (V)

Figure 10. A 2.5 Gbps NRZ PRBS-7 Output Eye Diagram V:100 mV / DIV, H:75 ps / DIV




Figure 11. Total Jitter as a Function of Input Amplitude





Figure 12. A 3.125 Gbps NRZ PRBS-7 Output Eye Diagram V:100 mV / DIV, H:50 ps / DIV

Figure 13. Total Jitter as a Function of Input Amplitude



## www.ti.com

# **REVISION HISTORY**

CI	hanges from Revision D (April 2013) to Revision E	Page
•	Changed layout of National Data Sheet to TI format	8



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp Op Temp (°C		Device Marking (4/5)	Samples
							(6)				
DS25BR150TSD/NOPB	ACTIVE	WSON	NGQ	8	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	2R150	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS25BR150TSD/NOPB	WSON	NGQ	8	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS25BR150TSD/NOPB	WSON	NGQ	8	1000	208.0	191.0	35.0



PLASTIC SMALL OUTLINE - NO LEAD



## NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for LVDS Interface IC category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below:

SN65LV1212DBR RS90LV011YF5 MS90C104 MS90C031 MAX9176EUB+T SN65LVP16DRFT MAX9180EXT+T BU90LV048-E2
DS90LV047ATMX/NOPB DS90LT012AQMFX/NOPB SN65LVDS051PWRQ1 SN55LVDS31W DS90C387VJDXNOPB
SN65DS184TPAPRQ1 ADN4696EBRZ ADN4696EBRZ-RL7 ADN4693EBRZ ADN4670BCPZ MAX9112ESA+T THC63LVD827-2BRA
BU90T82-ZE2 PTN3460IBSF1MP DS90LV011ATMFX/NOPB SN65LVDS2DBVTG4 HT651023BRSZ HT651224BRSZ
MAX9122EUE+T MAX9123EUE+T MAX9174EUB+T BU90LV049A-E2 MAX9110EKA+T MAX9130EXTT NBA3N012CSNT1G
NBA3N011SSNT1G MS1224 MS9218 NB3L8504SDTR2G FIN1001M5X FIN1017MX FIN1027AMX FIN1215MTDX FIN1217MTDX
NB3L8504SDTG PTN3460IBS/F2MP NB3N4666CDTR2G MAX9121EUE+ BU90LV047A-E2 BU8255KVT-E2 SN65CML100DR
SN65LVDM051DR