











## ISO7320C, ISO7320FC, ISO7321C, ISO7321FC

ZHCSDI8C -JANUARY 2015-REVISED APRIL 2015

## ISO732x 耐用 EMC 低功耗双通道数字隔离器

## 特性

- 信号传输速率: 25Mbps
- 输入时使用集成噪声滤波器
- 默认输出"高"和"低"选项
- 低功耗:每通道的 $I_{CC}$ 典型值(1Mbps时):
  - ISO7320: 1.2mA(5V 电源供电时), 0.9mA(3.3V 电源供电时)
  - ISO7321: 1.7mA(5V 电源供电时), 1.2mA(3.3V 电源供电时)
- 低传播延迟: 典型值 33ns (5V 电源供电时)
- 3.3V 和 5V 电平转换
- 宽温度范围: -40°C 至 125°C
- 65KV/µs 瞬态抗扰度, 典型值(5V 电源供电时)
- 优异的电磁兼容性 (EMC)
  - 系统级静电放电 (ESD)、瞬态放电 (EFT) 以及 抗浪涌保护
  - 低辐射
- 隔离隔栅寿命: > 25 年
- 可由 3.3V 和 5V 电压供电
- 窄体小尺寸集成电路 (SOIC)-8 封装
- 安全及管理批准:
  - 符合 DIN V VDE V 0884-10 和 DIN EN 61010-1 标准的 4242 V<sub>PK</sub> 隔离中的 4242 VPK 部分
  - 符合 UL 1577 标准且长达 1 分钟的 3000V<sub>RMS</sub> 隔离
  - CSA 组件接受通知 5A, IEC 60950-1、IEC 60601-1 和 IEC 61010-1 标准中 CSA 组件接受 列表项的"(审批正在审理中)"
  - 通过 GB4943.1-2011 CQC 认证

## 2 应用

- 在下列应用中的光电耦合器替代产品:
  - 工业用 FieldBus
    - ProfiBus
    - ModBus
    - DeviceNet™ 数据总线
  - 伺服控制接口
  - 电机控制
  - 电源
  - 电池组

## 3 说明

ISO732x 可提供符合 UL 标准的长达 1 分钟且高达 3000 V<sub>RMS</sub> 的电流隔离,以及符合 VDE 标准的 4242 V<sub>PK</sub> 隔离。 这些器件具有两个隔离通道,其逻辑输入 和输出缓冲器由二氧化硅 (SiO<sub>2</sub>) 绝缘隔栅分离开来。 ISO7320 的两个通道方向相同,而 ISO7321 的两个通 道方向相反。 如果出现输入功率或信号损失,则后缀 为"F"的器件默认输出"低"电平,后缀没有"F"的器件则 默认输出"高"电平。 更多详细信息,请参见器件功能模 式。 与隔离电源配合使用,这些器件可防止数据总线 或者其它电路上的噪声电流进入本地接地并且干扰或损 坏敏感电路。 ISO732x 已针对恶劣环境集成了噪声滤 波器,在此类环境下,器件的输入引脚上可能会出现短 噪音脉冲。 ISO732x 具有晶体管晶体管逻辑电路 (TTL) 输入阈值,工作电压范围为 3V 到 5.5V。 凭借 创新的芯片设计和布线技术,ISO732x 的电磁兼容性 得到了显著增强,从而可确保提供系统级 ESD、EFT 和浪涌保护并符合辐射标准。


#### 器件信息<sup>(1)</sup>

	, , , ,				
器件型号	封装	封装尺寸 (标称值)			
ISO7320C					
ISO7320FC	SOIC (8)	4.90mm x 3.91mm			
ISO7321C	3010 (8)	4.9011111 X 3.9111111			
ISO7321FC					

(1) 如需了解所有可用封装,请见数据表末尾的可订购产品附录。

部分增加了脚注。

#### 简化电路原理图



- (1) V<sub>CCI</sub> 和 GNDI 分别是输入通道的电源和接地
- V<sub>CCO</sub> 和 GNDO 分别是输出通道的电源和接



	E	录			
1	特性 1			8.2 Functional Block Diagram	10
2	应用1			8.3 Feature Description	
3	说明 1			8.4 Device Functional Modes	14
4	修订历史记录	g	9	Applications and Implementation	15
5	Pin Configuration and Functions			9.1 Application Information	15
6	Specifications			9.2 Typical Application	15
Ū	6.1 Absolute Maximum Ratings	1	10	Power Supply Recommendations	17
	6.2 ESD Ratings	1	11	Layout	17
	6.3 Recommended Operating Conditions			11.1 PCB Material	17
	6.4 Thermal Information4			11.2 Layout Guidelines	17
	6.5 Electrical Characteristics, 5 V			11.3 Layout Example	
	6.6 Electrical Characteristics, 3.3 V	1	12	器件和文档支持	18
	6.7 Switching Characteristics, 5 V 6			12.1 相关链接	18
	6.8 Switching Characteristics, 3.3 V 6			12.2 商标	
	6.9 Typical Characteristics			12.3 静电放电警告	18
7	Parameter Measurement Information9			12.4 术语表	
8	Detailed Description 10	1	13	机械、封装和可订购信息	18
	8.1 Overview 10				

## 4 修订历史记录

Changes from Revision B (April 2015) to Revision C	Page
己添加"和 DINEN 61010-1 标准"至 <u>特性</u>	1
• 己删除特性	
Changed From: V <sub>CC1</sub> To: V <sub>CCI</sub> in Figure 11	9
Changed From: V <sub>CC1</sub> To: V <sub>CC1</sub> and From: V <sub>CC2</sub> To: V <sub>CC0</sub> in Figure 13	9
Deleted IEC from the section title: Insulation and Safety-Related Specifications for D-8 Package	11
• Changed the CTI Test Conditions in Insulation and Safety-Related Specifications for D-8 Package	11
Changed V <sub>ISO</sub> Test Condition in the <i>Insulation Characteristics</i> table	12
Changes from Revision A (March 2015) to Revision B	Page
• 将器件状态从:产品预览改为:量产	1
Changes from Original (January 2015) to Revision A	Page
<ul><li>从仅首页更改为完整数据表。</li></ul>	1
• 将 V <sub>CC1</sub> 更改为 V <sub>CC1</sub> 、V <sub>CC2</sub> 更改为 V <sub>CC0</sub> 、GND1 更改为 GNDI、GND2 更改为 GND0,并在简化电路原理图	g 1



## 5 Pin Configuration and Functions



## **Pin Functions**

	i iii i diiddolo					
	PIN		1/0	DESCRIPTION		
NAME	ISO7320	ISO7321	I/O	DESCRIPTION		
INA	2	7	I	Input, channel A		
INB	3	3	I	Input, channel B		
GND1	4	4	_	Ground connection for V <sub>CC1</sub>		
GND2	5	5	_	Ground connection for V <sub>CC2</sub>		
OUTA	7	2	0	Output, channel A		
OUTB	6	6	0	Output, channel B		
V <sub>CC1</sub>	1	1	_	Power supply, V <sub>CC1</sub>		
V <sub>CC2</sub>	8	8	_	Power supply, V <sub>CC2</sub>		



## 6 Specifications

## 6.1 Absolute Maximum Ratings<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage, V <sub>CC1</sub> ,	V <sub>CC2</sub> <sup>(2)</sup>	-0.5	6	V
Voltage (2)	INx, OUTx	-0.5	V <sub>CC</sub> + 0.5 <sup>(3)</sup>	V
Output current, I <sub>O</sub>			±15	mA
Junction temperature, T <sub>J</sub>			150	°C
Storage temperature, T <sub>stg</sub>			150	°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2) All voltage values are with respect to network ground terminal and are peak voltage values.
- (3) Maximum voltage must not exceed 6 V.

## 6.2 ESD Ratings

		VALUE	UNIT
V	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	
V <sub>ESD</sub>	Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	±1500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

		MIN	TYP	MAX	UNIT
V <sub>CC1</sub> , V <sub>CC2</sub>	Supply voltage	3		5.5	V
I <sub>OH</sub>	High-level output current	-4			mA
I <sub>OL</sub>	Low-level output current			4	mA
$V_{IH}$	High-level input voltage	2		5.5	V
$V_{IL}$	Low-level input voltage	0		0.8	V
t <sub>ui</sub>	Input pulse duration	40			ns
1 / t <sub>ui</sub>	Signaling rate	0		25	Mbps
T <sub>J</sub> <sup>(1)</sup>	Junction temperature			136	°C
T <sub>A</sub>	Ambient temperature	-40	25	125	°C

<sup>(1)</sup> To maintain the recommended operating conditions for T<sub>J</sub>, see the *Thermal Information* table.

## 6.4 Thermal Information

	THERMAL METRIC(1)		D PACKAGE	LINUT
	THERMAL METRIC <sup>(1)</sup>		(8) PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance		121	
R <sub>θJCtop</sub>	Junction-to-case (top) thermal resistance		67.9	
R <sub>0JB</sub>	Junction-to-board thermal resistance		61.6	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter		21.5	C/VV
ΨЈВ	Junction-to-board characterization parameter		61.1	
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance		N/A	
P <sub>D</sub> (ISO7320)	Maximum power dissipation by ISO7320	Voca = Voca = 5.5 V. T. = 150°C. C. = 15	56	
P <sub>D1</sub> (ISO7320)	Maximum power dissipation by side-1 of ISO7320	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15$ pF, Input a 12.5 MHz 50% duty-cycle square	15	mW
P <sub>D2</sub> (ISO7320)	Maximum power dissipation by side-2 of ISO7320	wave	41	
P <sub>D</sub> (ISO7321)	Maximum power dissipation by ISO7321	V <sub>CC1</sub> = V <sub>CC2</sub> = 5.5 V, T <sub>J</sub> = 150°C, C <sub>J</sub> = 15	67	
P <sub>D1</sub> (ISO7321)	Maximum power dissipation by side-1 of ISO7321	pF, Input a 12.5 MHz 50% duty-cycle square	33.5	mW
P <sub>D2</sub> (ISO7321)	Maximum power dissipation by side-2 of ISO7321	wave	33.5	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



## 6.5 Electrical Characteristics, 5 V

V<sub>CC1</sub> and V<sub>CC2</sub> at 5 V ± 10% (over recommended operating conditions unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
.,		$I_{OH} = -4$ mA; see Figure 11 $I_{OH} = -20 \mu A$ ; see Figure 11		V <sub>CCO</sub> <sup>(1)</sup> - 0.5	4.7		.,,
V <sub>OH</sub>	High-level output voltage			V <sub>CCO</sub> <sup>(1)</sup> - 0.1	5		V
	$I_{OL} = 4 \text{ mA};$		igure 11		0.2	0.4	
V <sub>OL</sub>	Low-level output voltage $ \frac{I_{OL} = 4 \text{ mA; see Figure 11}}{I_{OL} = 20  \mu\text{A; see Figure 11}} $				0	0.1	V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis				460		mV
I <sub>IH</sub>	High-level input current	IN = V <sub>CC</sub>				10	μA
I <sub>IL</sub>	Low-level input current	IN = 0 V	-10			μA	
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 V; s	25	65		kV/µs	
SUPPLY CI	JRRENT (All inputs switching with squ	are wave clock signa	I for dynamic I <sub>CC</sub> measurement)				
ISO7320							
I <sub>CC1</sub>		DO: 4.14	DC Input: $V_I = V_{CC}$ or 0 V, AC Input: $C_L = 15pF$		0.4	0.9	
I <sub>CC2</sub>					2	3.2	
I <sub>CC1</sub>			0 1		0.8	1.4	
I <sub>CC2</sub>	Supply current for V <sub>CC1</sub> and V <sub>CC2</sub>	10 Mbps	$C_L = 15pF$		3.2	4.4	mA
I <sub>CC1</sub>		0.5.1.11	0 1		1.4	2.3	
I <sub>CC2</sub>		25 Mbps	$C_L = 15pF$		4.9	6.8	
ISO7321		·	•	•			
I <sub>CC1</sub> , I <sub>CC2</sub>		DC to 1 Mbps	DC Input: $V_I = V_{CC}$ or 0 V, AC Input: $C_L = 15pF$		1.7	2.8	1
I <sub>CC1</sub> , I <sub>CC2</sub>	Supply current for V <sub>CC1</sub> and V <sub>CC2</sub>	10 Mbps	C <sub>L</sub> = 15pF		2.5	3.7	mA
I <sub>CC1</sub> , I <sub>CC2</sub>	7	25 Mbps	$C_L = 15pF$		3.7	5.4	

<sup>(1)</sup>  $V_{CCO}$  is supply voltage,  $V_{CC1}$  or  $V_{CC2}$ , for the output channel being measured.

## 6.6 Electrical Characteristics, 3.3 V

 $V_{CC1}$  and  $V_{CC2}$  at 3.3 V  $\pm$  10% (over recommended operating conditions unless otherwise noted)

$\begin{array}{c} I_{OH} = -4 \text{ mA; see Figure } 11 & V_{CCO}^{(1)} - 0.5 & 3 \\ \hline I_{OH} = -20 \ \mu\text{A; see Figure } 11 & V_{CCO}^{(1)} - 0.1 & 3.3 \\ \hline I_{OL} = 4 \text{ mA; see Figure } 11 & 0.2 \\ \hline I_{OL} = 4 \text{ mA; see Figure } 11 & 0.2 \\ \hline I_{OL} = 20 \ \mu\text{A; see Figure } 11 & 0.2 \\ \hline I_{OL} = 20 \ \mu\text{A; see Figure } 11 & 0.2 \\ \hline I_{OL} = 20 \ \mu\text{A; see Figure } 11 & 0.2 \\ \hline I_{IL} & High-level input current & IN = V_{CC} \\ \hline I_{IL} & Low-level input current & IN = 0 \ V & -10 \\ \hline CMTI & Common-mode transient immunity & V_I = V_{CC} \text{ or } 0 \ V; \text{ see Figure } 13 & 25 & 50 \\ \hline SUPPLY CURRENT (All inputs switching with square wave clock signal for dynamic I_{CC} measurement)  \hline I_{SO7320} \\ \hline I_{CC1} & DC \text{ to } 1 \text{ Mbps} & DC \text{ Input: } V_I = V_{CC} \text{ or } 0 \ V, \\ AC \text{ Input: } C_L = 15 \text{pF} \\ \hline I_{.5} \\ \hline I_{.5$	).4 V ).1 mV
$\begin{array}{c} I_{OH} = -20~\mu\text{A};  \text{see Figure 11} & V_{CCO}^{(1)} = 0.1 & 3.3 \\ V_{OL} & Low-level  \text{output voltage} & I_{OL} = 4~\text{mA};  \text{see Figure 11} & 0.2 \\ \hline I_{OL} = 20~\mu\text{A};  \text{see Figure 11} & 0.2 \\ \hline I_{OL} = 20~\mu\text{A};  \text{see Figure 11} & 0.2 \\ \hline I_{OL} = 20~\mu\text{A};  \text{see Figure 11} & 0.2 \\ \hline I_{IL} & High-level  \text{input current} & IN = V_{CC} \\ \hline I_{IL} & Low-level  \text{input current} & IN = 0~\text{V} & -10 \\ \hline CMTI & Common-mode  \text{transient immunity} & V_{I} = V_{CC}  \text{or 0 V};  \text{see Figure 13} & 25 & 50 \\ \hline \textbf{SUPPLY CURRENT (All inputs switching with square wave clock signal for  dynamic  I_{CC}  \text{measurement})} \\ \hline \textbf{ISO7320} & & DC  \text{Input: } V_{I} = V_{CC}  \text{or 0 V},  \\ \hline I_{CC1} & & DC  \text{Input: } C_{L} = 15\text{pF} & 1.5 \\ \hline \end{array}$	).4 ).1
V <sub>OL</sub> Low-level output voltage       I <sub>OL</sub> = 20 μA; see Figure 11       0         V <sub>I(HYS)</sub> Input threshold voltage hysteresis       450         I <sub>IH</sub> High-level input current       IN = V <sub>CC</sub> I <sub>IL</sub> Low-level input current       IN = 0 V         CMTI       Common-mode transient immunity $V_1 = V_{CC}$ or 0 V; see Figure 13       25       50         SUPPLY CURRENT (All inputs switching with square wave clock signal for dynamic I <sub>CC</sub> measurement)         ISO7320       I <sub>CC1</sub> DC Input: $V_1 = V_{CC}$ or 0 V, AC Input: $V_2 = V_{CC}$ or 0 V, AC Input: $V_3 = V_{CC}$ or 0 V, AC Input: $V$	).1 V
$I_{OL} = 20 \ \mu A; \ see \ Figure \ 11$ $V_{I(HYS)} \qquad Input threshold voltage \ hysteresis$ $I_{IH} \qquad High-level \ input \ current$ $I_{IL} \qquad Low-level \ input \ current$ $IN = 0 \ V$ $CMTI \qquad Common-mode \ transient \ immunity$ $V_1 = V_{CC} \ or \ 0 \ V; \ see \ Figure \ 13$ $SUPPLY \ CURRENT \ (All \ inputs \ switching \ with \ square \ wave \ clock \ signal \ for \ dynamic \ I_{CC} \ measurement)$ $ISO7320$ $I_{CC1} \qquad DC \ to \ 1 \ Mbps$ $DC \ Input: \ V_1 = V_{CC} \ or \ 0 \ V, \ AC \ Input: \ C_L = 15pF$ $1.5$	).1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
CMTI Common-mode transient immunity $V_1 = V_{CC}$ or 0 V; see Figure 13 25 50  SUPPLY CURRENT (All inputs switching with square wave clock signal for dynamic $I_{CC}$ measurement)  ISO7320 $I_{CC1}$ $I_{CC2}$ DC to 1 Mbps  DC Input: $V_1 = V_{CC}$ or 0 V, AC Input: $C_L = 15$ pF  1.5	10 μΑ
SUPPLY CURRENT (All inputs switching with square wave clock signal for dynamic $I_{CC}$ measurement)  ISO7320 $I_{CC1}$ $I_{CC2}$ $DC to 1 Mbps$ $DC Input: V_1 = V_{CC} \text{ or 0 V,} AC Input: C_L = 15pF$ $1.5$	μΑ
ISO7320 $I_{CC1}$ DC to 1 Mbps     DC Input: $V_1 = V_{CC}$ or 0 V, AC Input: $C_L = 15pF$ 0.2 $I_{CC2}$ 1.5	kV/μs
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
DC to 1 Mbps $\begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$I_{CC2}$ AC Input: $C_L = 15pF$ 1.5	).5
0.5	2.5
0 1 1/1 1/1 1/1 0 45 5	0.8
Supply current for $V_{CC1}$ and $V_{CC2}$ 10 Mbps $C_L = 15pF$ 2.2	3.2 mA
I <sub>CC1</sub> 0.9	1.4
$I_{CC2}$ 25 Mbps $C_L = 15pF$ 3.3	1.7
ISO7321	
$I_{CC1}$ , $I_{CC2}$ DC to 1 Mbps DC Input: $V_I = V_{CC}$ or 0 V, AC Input: $C_L = 15pF$	2
$I_{CC1}$ , $I_{CC2}$ Supply current for $V_{CC1}$ and $V_{CC2}$ 10 Mbps $C_L = 15pF$ 1.7	2.5 mA
I <sub>CC1</sub> , I <sub>CC2</sub> 25 Mbps         C <sub>L</sub> = 15pF         2.5	3.6

<sup>(1)</sup>  $V_{CCO}$  is supply voltage,  $V_{CC1}$  or  $V_{CC2}$ , for the output channel being measured.

# ZHCSDI8C – JANUARY 2015 – REVISED APRIL 2015 6.7 Switching Characteristics, 5 V

 $V_{CC1}$  and  $V_{CC2}$  at 5 V  $\pm$  10% (over recommended operating conditions unless otherwise noted)

**TEST CONDITIONS PARAMETER** UNIT MIN TYP MAX Propagation delay time 20 33 57 ns  $t_{PLH}$ ,  $t_{PHL}$ See Figure 11 PWD<sup>(1)</sup> Pulse width distortion  $|t_{PHL} - t_{PLH}|$ 4 ns ISO7320 2 t<sub>sk(o)</sub> (2) Channel-to-channel output skew time ns ISO7321 17 (3)  $t_{\rm sk(pp)}$ Part-to-part skew time 23 ns 2.4 Output signal rise time  $t_{\rm r}$ ns See Figure 11  $t_{\rm f}$ Output signal fall time 2.1 ns  $t_{\rm fs}$ Fail-safe output delay time from input power loss See Figure 12 7.5

(1) Also known as pulse skew.

## 6.8 Switching Characteristics, 3.3 V

 $V_{CC1}$  and  $V_{CC2}$  at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)

	· · · · · · · · · · · · · · · · · · ·		-				
	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT3
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time  Pulse width distortion  t <sub>PHL</sub> - t <sub>PLH</sub>		See Figure 44	22	37	66	ns
PWD <sup>(1)</sup>			See Figure 11			3	ns
<b>4</b> (2)	Channel to shownel authorit alread time	ISO7320				3	
t <sub>sk(0)</sub> (2)	Channel-to-channel output skew time	ISO7321				16	ns
t <sub>sk(pp)</sub> (3)	Part-to-part skew time					28	ns
t <sub>r</sub>	Output signal rise time		See Figure 44		3.1		ns
t <sub>f</sub>	Output signal fall time		See Figure 11		2.6		ns
t <sub>fs</sub>			See Figure 12		7.4		μs

<sup>(1)</sup> Also known as pulse skew.

<sup>(2)</sup> t<sub>sk(0)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.


<sup>(3)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

<sup>(2)</sup> t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

<sup>(3)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.




## 6.9 Typical Characteristics






## **Typical Characteristics (continued)**






## 7 Parameter Measurement Information




- (1) The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_f \leq 3$  ns,  $t_f \leq 3$  ns,  $Z_O = 50 \Omega$ . At the input, a 50- $\Omega$  resistor is required to terminate the Input Generator signal. It is not needed in actual application.
- (2)  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 11. Switching Characteristic Test Circuit and Voltage Waveforms



A.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 12. Fail-Safe Output Delay-Time Test Circuit and Voltage Waveforms



(1)  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 13. Common-Mode Transient Immunity Test Circuit



## 8 Detailed Description

#### 8.1 Overview

The isolator in Figure 14 is based on a capacitive isolation barrier technique. The I/O channel of the device consists of two internal data channels, a high-frequency (HF) channel with a bandwidth from 100 kbps up to 25 Mbps, and a low-frequency (LF) channel covering the range from 100 kbps down to DC.

In principle, a single-ended input signal entering the HF channel is split into a differential signal via the inverter gate at the input. The following capacitor-resistor networks differentiate the signal into transient pulses, which then are converted into CMOS levels by a comparator. The transient pulses at the input of the comparator can be either above or below the common mode voltage VREF depending on whether the input bit transitioned from 0 to 1 or 1 to 0. The comparator threshold is adjusted based on the expected bit transition. A decision logic (DCL) at the output of the HF channel comparator measures the durations between signal transients. If the duration between two consecutive transients exceeds a certain time limit, (as in the case of a low-frequency signal), the DCL forces the output-multiplexer to switch from the high-frequency to the low-frequency channel.

## 8.2 Functional Block Diagram




Figure 14. Conceptual Block Diagram of a Digital Capacitive Isolator

Because low-frequency input signals require the internal capacitors to assume prohibitively large values, these signals are pulse-width modulated (PWM) with the carrier frequency of an internal oscillator, thus creating a sufficiently high frequency, capable of passing the capacitive barrier. As the input is modulated, a low-pass filter (LPF) is needed to remove the high-frequency carrier from the actual data before passing it on to the output multiplexer.



## 8.3 Feature Description

PRODUCT	CHANNEL DIRECTION	RATED ISOLATION	MAX DATA RATE	DEFAULT OUTPUT
ISO7320C	Same			High
ISO7320FC	Same	2000 \/ / 4242 \/ (1)	OF Mhno	Low
ISO7321C	Opposite	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub> <sup>(1)</sup>	25 Mbps	High
ISO7321FC				Low

<sup>(1)</sup> See the *Regulatory Information* section for detailed Isolation Ratings

## 8.3.1 High Voltage Feature Description

## 8.3.1.1 Insulation and Safety-Related Specifications for D-8 Package

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (clearance)	Shortest terminal-to-terminal distance through air	4			mm
L(102)	Minimum external tracking (creepage)	Shortest terminal-to-terminal distance across the package surface	4			mm
СТІ	Tracking resistance (comparative tracking index)	DIN EN 60112 (VDE 0303-11); IEC 60112	400			V
DTI	Minimum internal gap (internal clearance)	Distance through insulation	13			μm
Б	Isolation resistance, input to	V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	10 <sup>12</sup>			Ω
R <sub>IO</sub>	output <sup>(1)</sup>	V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C	10 <sup>11</sup>			Ω
C <sub>IO</sub>	Isolation capacitance, input to output <sup>(1)</sup>	$V_{IO} = 0.4 \sin (2\pi ft), f = 1 \text{ MHz}$		1.5		pF
C <sub>I</sub>	Input capacitance (2)	$V_{I} = V_{CC}/2 + 0.4 \sin(2\pi ft), f = 1 \text{ MHz}, V_{CC} = 5 \text{ V}$		1.8		pF

<sup>(1)</sup> All pins on each side of the barrier tied together creating a two-terminal device.

#### **NOTE**

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance.

Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

<sup>(2)</sup> Measured from input pin to ground.



#### 8.3.1.2 Insulation Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER <sup>(1)</sup>	TEST CONDITIONS	SPECIFICATION	UNIT
V <sub>IOWM</sub>	Maximum isolation working voltage		400	V <sub>RMS</sub>
$V_{IORM}$	Maximum repetitive peak voltage per DIN V VDE V 0884-10		566	V <sub>PK</sub>
		After Input/Output safety test subgroup 2/3, V <sub>PR</sub> = V <sub>IORM</sub> x 1.2, t = 10 s, Partial discharge < 5 pC	680	
V <sub>PR</sub>	Input-to-output test voltage per DIN V VDE V 0884-10	Method a, After environmental tests subgroup 1, $V_{PR} = V_{IORM} \times 1.6$ , $t = 10 \text{ s}$ , Partial Discharge < 5 pC	906	V <sub>PK</sub>
		Method b1, V <sub>PR</sub> = V <sub>IORM</sub> x 1.875, t = 1 s (100% Production test) Partial discharge < 5 pC	1062	
V <sub>IOTM</sub>	Maximum transient overvoltage per DIN V VDE V 0884-10	V <sub>TEST</sub> = V <sub>IOTM</sub> t = 60 sec (qualification) t= 1 sec (100% production)	4242	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage per DIN V VDE V 0884-10	Test method per IEC 60065, 1.2/50 $\mu$ s waveform, $V_{TEST} = 1.3 \text{ x } V_{IOSM} = 7800 \text{ V}_{PK}$ (qualification)	6000	V <sub>PK</sub>
V <sub>ISO</sub>	Withstand isolation voltage per UL 1577	$\begin{array}{l} V_{TEST}=V_{ISO}=3000~V_{RMS},~t=60~sec\\ \text{(qualification);}\\ V_{TEST}=1.2~x~V_{ISO}=3600~V_{RMS},~t=1~sec~(100\%\\ \text{production)} \end{array}$	3000	V <sub>RMS</sub>
R <sub>S</sub>	Insulation resistance	V <sub>IO</sub> = 500 V at T <sub>S</sub>	>10 <sup>9</sup>	Ω
	Pollution degree		2	

<sup>(1)</sup> Climatic Classification 40/125/21

## Table 1. IEC 60664-1 Ratings Table

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	II
Installation elegation	Rated mains voltage ≤ 150 V <sub>RMS</sub>	I–IV
Installation classification	Rated mains voltage ≤ 300 V <sub>RMS</sub>	I–III

## 8.3.1.3 Regulatory Information

VDE	CSA	UL	CQC
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12	Approved under CSA Component Acceptance Notice 5A, IEC 60950-1, and IEC 61010-1	Recognized under UL 1577 Component Recognition Program	Certified according to GB4943.1- 2011
Basic Insulation Maximum Transient Overvoltage, 4242 V <sub>PK</sub> Maximum Surge Isolation Voltage, 6000 V <sub>PK</sub> Maximum Repetitive Peak Voltage, 566 V <sub>PK</sub>	400 V <sub>RMS</sub> Basic Insulation and 200 V <sub>RMS</sub> Reinforced Insulation working voltage per CSA 60950-1-07+A1+A2 and IEC 60950-1 2nd Ed.+A1+A2; 300 V <sub>RMS</sub> Basic Insulation working voltage per CSA 61010-1-12 and IEC 61010-1 3rd Ed.	Single protection, 3000 V <sub>RMS</sub> <sup>(1)</sup>	Basic Insulation, Altitude ≤ 5000 m, Tropical Climate, 250 V <sub>RMS</sub> maximum working voltage
Certificate number: 40016131	Master contract number: 220991	File number: E181974	Certificate number: CQC15001121656

<sup>(1)</sup> Production tested  $\geq$  3600 V<sub>RMS</sub> for 1 second in accordance with UL 1577.



## 8.3.1.4 Safety Limiting Values

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Safety input, output, or supply	$R_{\theta JA} = 121 \text{ °C/W}, V_I = 5.5 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}$			188	mΛ
IS	current	R <sub>0JA</sub> = 121 °C/W, V <sub>I</sub> = 3.6 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			287	mA
T <sub>S</sub>	Maximum case temperature				150	°C

The safety-limiting constraint is the absolute-maximum junction temperature specified in the *Absolut Maximun Ratings* table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* table is that of a device installed on a High-K Test Board for Leaded Surface-Mount Packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.




Figure 15.  $\theta_{JC}$  Thermal Derating Curve per DIN V VDE V 0884-10



#### 8.4 Device Functional Modes

Table 2. Function Table<sup>(1)</sup>

V	V	V INA IND		A, OUTB
V <sub>CCI</sub>	V <sub>cco</sub>	INA, INB	ISO7320C, ISO7321C	ISO7320FC, ISO7321FC
		Н	Н	Н
PU	PU	L	L	L
		Open	H <sup>(2)</sup>	L <sup>(3)</sup>
PD	PU	X	H <sup>(2)</sup>	L <sup>(3)</sup>
X	PD	Х	Undetermined	Undetermined

- (1) V<sub>CCI</sub> = Input-side V<sub>CC</sub>; V<sub>CCO</sub> = Output-side V<sub>CC</sub>; PU = Powered up (V<sub>CC</sub> ≥ 3 V); PD = Powered down (V<sub>CC</sub> ≤ 2.1 V); X = Irrelevant; H = High level; L = Low level; Open = Not connected
  (2) In fail-safe condition, output defaults to high level
- In fail-safe condition, output defaults to low level

## 8.4.1 Device I/O Schematics




Figure 16. Device I/O Schematics



## 9 Applications and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

ISO732x utilize single-ended TTL-logic switching technology. Its supply voltage range is from 3 V to 5.5 V for both supplies,  $V_{CC1}$  and  $V_{CC2}$ . When designing with digital isolators, it is important to keep in mind that due to the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (i.e.  $\mu$ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

## 9.2 Typical Application

ISO7321 can be used with Texas Instruments' mixed signal micro-controller, digital-to-analog converter, transformer driver, and voltage regulator to create an isolated 4-20 mA current loop.




Figure 17. Typical ISO7321 Application Circuit



## Typical Application (continued)

## 9.2.1 Design Requirements

## 9.2.1.1 Typical Supply Current Equations

## ISO7320:

## At $V_{CC1} = V_{CC2} = 5 \text{ V}$ • $I_{CC1} = 0.3838 + (0.0431 \text{ x f})$

• 
$$I_{CC1} = 0.3838 + (0.0431 \text{ x f})$$

 $I_{CC2} = 2.74567 + (0.08433 \text{ x f}) + (0.01 \text{ x f x C}_L)$ 

At 
$$V_{CC1} = V_{CC2} = 3.3 \text{ V}$$

- $I_{CC1} = 0.2394 + (0.02355 \times f)$
- $I_{CC2} = 2.10681 + (0.04374 \times f) + (0.007045 \times f \times C_1)$

## ISO7321:

At 
$$V_{CC1} = V_{CC2} = 5 \text{ V}$$

•  $I_{CC1}$  and  $I_{CC2} = 1.5877 + (0.066 \text{ x f}) + (0.00123 \text{ x f x C}_L)$ 

At 
$$V_{CC1} = V_{CC2} = 3.3 \text{ V}$$

 $I_{CC1}$  and  $I_{CC2}$  = 1.187572 + (0.019399 x f) + (0.0019029 x f x  $C_L$ )

I<sub>CC1</sub> and I<sub>CC2</sub> are typical supply currents measured in mA, f is data rate measured in Mbps, C<sub>1</sub> is the capacitive load measured in pF.

## 9.2.2 Detailed Design Procedure


## 9.2.2.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO732x incorporate many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

## 9.2.3 Application Performance Curves

Typical eye diagrams of ISO732x below indicate low jitter and wide open eye at the maximum data rate of 25 Mbps.





## 10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, a 0.1  $\mu$ F bypass capacitor is recommended at input and output supply pins ( $V_{CC1}$  &  $V_{CC2}$ ). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' SN6501. For such applications, detailed power supply design and transformer selection recommendations are available in SN6501 datasheet (SLLSEA0) .

## 11 Layout

#### 11.1 PCB Material

For digital circuit boards operating below 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 epoxy-glass as PCB material. FR-4 (Flame Retardant 4) meets the requirements of Underwriters Laboratories UL94-V0, and is preferred over cheaper alternatives due to its lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and its self-extinguishing flammability-characteristics.

## 11.2 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 20). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100pF/in<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links
  usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power / ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, see Application Note SLLA284, Digital Isolator Design Guide.

#### 11.3 Layout Example




Figure 20. Recommended Layer Stack



## 12 器件和文档支持

## 12.1 相关链接

以下表格列出了快速访问链接。 范围包括技术文档、支持与社区资源、工具和软件,并且可以快速访问样片或购买链接。

表 3. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
ISO7320C	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
ISO7320FC	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
ISO7321C	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
ISO7321FC	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

## 12.2 商标

DeviceNet is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 12.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

## 12.4 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

《隔离相关术语》, SLLA353

## 13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

#### 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2015, 德州仪器半导体技术(上海)有限公司





8-May-2015

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
ISO7320CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7320C	Samples
ISO7320CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7320C	Samples
ISO7320FCD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7320FC	Samples
ISO7320FCDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7320FC	Samples
ISO7321CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7321C	Samples
ISO7321CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7321C	Samples
ISO7321FCD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7321FC	Samples
ISO7321FCDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7321FC	Samples

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



## PACKAGE OPTION ADDENDUM

8-May-2015

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Aug-2016

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All difficultions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7320CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7320FCDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7321CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7321FCDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 24-Aug-2016



\*All dimensions are nominal

7 til dillionorio di o mominar							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7320CDR	SOIC	D	8	2500	367.0	367.0	38.0
ISO7320FCDR	SOIC	D	8	2500	367.0	367.0	38.0
ISO7321CDR	SOIC	D	8	2500	367.0	367.0	38.0
ISO7321FCDR	SOIC	D	8	2500	367.0	367.0	38.0

#### 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品	应用	
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Digital Isolators category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below:

SI8642EA-B-IU 141E61 140M31 140E60 122E61 142E60 163E60 141E61Q 140E61 SSP5841ED CA-IS3763LN CA-IS3742LN

SSP5842ED 160M60 142E61 140E31 140M30 141E60Q 140M61 160U31 ADUM3300ARWZ-RL BL7142WH BL7142WL CA
IS3741LN CA-IS3762LN CA-IS3730LW CA-IS3644HVW CA-IS3742LW-Q1 CA-IS1204W CA-IS3641HVW CA-IS3092VW CA
IS3761LN CA-IS3760HN CA-IS3730HW CA-IS3731LW CA-IS3640LW CA-IS3761LW CA-IS2092VW CA-IS3763HN CA-IS3722HW

CA-IS3211VBJ CA-IS3082WNX CA-IS3762LW CA-IS3842LWW CA-IS3720LW SI8621BD-B-IS ISO7842FDWWR 161E60 163U31

140U31