## 1 特性

- $-227 \mathrm{dBc} / \mathrm{Hz}$ 标称 PLL 噪声
- $500 \mathrm{MHz}-14 \mathrm{GHz}$ 宽频带 PLL
- $3.15-5.25 \mathrm{~V}$ 电荷泵 PLL 电源
- 多用途斜坡／超宽带信号源发生
- 最大相位检测器频率 200 MHz
- 频移键控／相移键控（FSK／PSK）调制引脚
- 数字锁检测
- 单个 3.3 V 电源
- 汽车用 $125^{\circ} \mathrm{C}$ Q100 1 级认证
- 非汽车用（LMX2492）选项

2 应用范围

- 汽车用调频连续波（FMCW）雷达
- 军用雷达
- 微波回程
- 测试和测量
- 卫星通信
- 无线基础设施


## 3 说明

LMX2492／92－Q1 是一款具有斜坡和超宽带信号源发生功能的 14 GHz 宽频带三角积分分数 N 分频 PLL。 它由一个相位频率检测器，可编程电荷泵以及用于外部 VCO 的高频输入组成。 LMX2492／92－Q1 支持宽范围且灵活的斜升功能类（class of ramping capabilities），其中包括 FSK，PSK 和高达 8 个段的可配置分段线性 FM 调制系统配置。它还支持精细的 PLL 分辨率以及相位检测器速率高达 200 MHz 的快速斜坡。
LMX2492／92－Q1 的任何一个寄存器均可被回读。
LMX2492／92－Q1 可由单个3．3V 电源供电运行。而且，对于电压高达 5.25 V 的电荷泵的支持能够免除对于外部放大器的需要，从而获得一个具有更佳相位噪声性能的更简单解决方案。

器件信息

| 订货编号 | 封装 | 封装尺寸 |
| :---: | :---: | :---: |
| LMX2492－Q1RTW | 超薄四方扁平无 |  |
| 引MX2492RTW | 引线（WQFN） | $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ |
| $(24)$ |  |  |

－针对高速模数转换器（ADC）／数模转换器（DAC）的采样时钟

## 4 简化电路原理图



## 目录

1 特性 ..... 1
2 应用范围 ..... 1
3 说明 ..... 1
4 简化电路原理图 ..... 1
5 修订历史记录 ..... 2
6 Terminal Configuration and Functions ..... 3
7 Specifications ..... 4
7．1 Absolute Maximum Ratings ..... 4
7．2 Handling Ratings ..... 4
7．3 Recommended Operating Conditions ..... 4
7．4 Thermal Information ..... 4
7．5 Electrical Characteristics ..... 5
7．6 Timing Requirements，Programming Interface（CLK， DATA，LE） ..... 6
7．7 Serial Data Input Timing ..... 6
7．8 Typical Characteristics ..... 7
8 Detailed Description ..... 9
8．1 Overview ..... 9
8．2 Functional Block Diagram ..... 9
8．3 Feature Description ..... 9
8．4 Device Functional Modes ..... 13
8．5 Programming ..... 14
8．6 Register Map ..... 14
8．7 Register Field Descriptions ..... 18
8．8 Lock Detect and Charge Pump Monitoring ..... 21
8．9 TRIG1，TRIG2，MOD，and MUXout Pins ..... 22
8．10 Ramping Functions ..... 24
8．11 Individual Ramp Controls ..... 26
9 Applications and Implementation ..... 27
9．1 Application Information ..... 27
9．2 Typical Applications ..... 27
10 Power Supply Recommendations ..... 33
11 Layout． ..... 34
11．1 Layout Guidelines ..... 34
11．2 Layout Example ..... 34
12 Device and Documentation Support ..... 35
12．1 Device Support ..... 35
12．2 Documentation Support ..... 35
12．3 Related Links ..... 35
12．4 Trademarks ..... 35
12．5 Electrostatic Discharge Caution． ..... 35
12．6 Glossary ..... 35
13 机械封装和可订购信息 ..... 35

## 5 修订历史记录

| 日期 | 修订版本 | 注释 |
| :---: | :---: | :---: |
| 2014 年 3 月 | $*$ | 最初发布版本。 |

## 6 Terminal Configuration and Functions



Terminal Functions

| TERMINAL |  | TYPE |  |
| :---: | :---: | :---: | :--- |
| NUMBER | NAME |  |  |
| 0 | DAP | GND | Die Attach Pad. Connect to PCB ground plane. |
| 1 | GND | GND | Ground for charge pump. |
| 2,3 | GND | GND | Ground for Fin Buffer |
| 4,5 | Fin <br> Fin | Input | Complimentary high frequency input pins. Should be AC coupled. If driving single-ended, <br> impedance as seen from Fin and Fin* pins looking outwards from the part should be roughly the <br> same. |
| 6 | Vcc | Supply | Power Supply for Fin Buffer |
| 7 | Vcc | Supply | Supply for On-chip LDOs |
| 8 | Vcc | Supply | Supply for OSCin Buffer |
| 9 | OSCin | Input | Reference Frequency Input |
| 10 | GND/ | GND/Input | Complimentary input for OSCin. <br> If not used, it is recommended to match the termination as seen from the OSCin terminal looking <br> outwards. However, this may also be grounded as well. |
| 11 | GND | GND | Ground for OSCin Buffer |
| 12 | MOD | Input/Output | Multiplexed Input/Output Pins for Ramp Triggers, FSK/PSK Modulation, FastLock, and Diagnostics |
| 13 | CE | Input | Chip Enable |
| 14 | CLK | GND | Serial Programming Clock. |
| 15 | DATA | GND | Serial Programming Data |
| 16 | LE | Input | Serial Programming Latch Enable |
| 17 | MUXout | Input/Output | Multiplexed Input/Output Pins for Ramp Triggers, FSK/PSK Modulation, FastLock, and Diagnostics |
| 18 | Vcc | Supply | Supply for delta sigma engine. |
| 19 | Vcc | Supply | Supply for general circuitry. |
| 20 | TRIG1 | Input/Output | Multiplexed Input/Output Pins for Ramp Triggers, FSK/PSK Modulation, FastLock, and Diagnostics |
| 21 | TRIG2 | Input/Output | Multiplexed Input/Output Pins for Ramp Triggers, FSK/PSK Modulation, FastLock, and Diagnostics |
| 22 | Vcp | Supply | Power Supply for the charge pump. |
| 23 | Rset | NC | No connect. |
| 24 | CPout | Output | Charge Pump Output |

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)}$

|  |  | MIN | MAX | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| Vcp | Supply Voltage for Charge Pump | Vcc | 5.5 | V |
| CPout | Charge Pump Output Pin | -0.3 | Vcp | V |
| Vcc | All Vcc Pins | -0.3 | 3.6 | V |
| Others | All Other I/O Pins | -0.3 | Vcc +0.3 | V |
| $T_{\text {Solder }}$ | Lead Temperature (solder 4 seconds) |  | 260 | $0^{\circ} \mathrm{C}$ |
| $T_{\text {Junction }}$ | Junction Temperature |  | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 Handling Ratings

|  |  | MIN | MAX |
| :--- | :--- | :---: | :---: |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature Range | -65 | 150 |
| MSL | Moisture Sensitivity Level | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{V}_{\text {ESD }}{ }^{(1)}$ | Human body model (HBM) ESD stress voltage ${ }^{(2)}$ | 3 | $\mathrm{n} / \mathrm{a}$ |
|  | Charged device model (CDM) ESD stress voltage ${ }^{(3)}$ | 2500 |  |

(1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.
(2) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.
(3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| SYMBOL | PARAMETER | DEVICE | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vcc | PLL Supply Voltage |  | 3.15 | 3.3 | 3.45 | V |
| Vcp | Charge Pump Supply Voltage |  | Vcc |  | 5.25 | V |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient Temperature | LMX2492 | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
|  |  | LMX2492-Q1 | -40 |  | 125 |  |
| $\mathrm{T}_{J}$ | Junction Temperature | LMX2492 | -40 |  | 125 | ${ }^{\circ} \mathrm{C}$ |
|  |  | LMX2492-Q1 | -40 |  | 135 |  |

### 7.4 Thermal Information

|  | THERMAL METRIC ${ }^{(1)}$ | Temperature | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{R}_{\text {өJA }}$ | Junction-to-ambient thermal resistance | 39.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC }}$ | Junction-to-case thermal resistance | 7.1 |  |
| $\Psi_{\mathrm{JB}}$ | Junction-to-board characterization parameter | 20 |  |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

### 7.5 Electrical Characteristics

(3.15 V $\leq \mathrm{Vcc} \leq 3.45 \mathrm{~V}$. Vcc $\leq \mathrm{Vcp} \leq 5.25 \mathrm{~V}$. Typical values are at $\mathrm{Vcc}=\mathrm{Vcp}=3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}$.
$-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ for the LMX2492 and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$ for the LMX2492-Q1 ; except as specified.)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Current Consumption | All Vcc Pins | Fpd $=10 \mathrm{MHz}$ |  | 45 |  | mA |
|  |  |  | Fpd $=100 \mathrm{MHz}$ |  | 50 |  |  |
|  |  |  | Fpd $=200 \mathrm{MHz}$ |  | 55 |  |  |
|  |  | Vcp Pin | $\mathrm{Kpd}=0.1 \mathrm{~mA}$ |  | 2 |  |  |
|  |  |  | $\mathrm{Kpd}=1.6 \mathrm{~mA}$ |  | 10 |  |  |
|  |  |  | $\mathrm{Kpd}=3.1 \mathrm{~mA}$ |  | 19 |  |  |
| IccPD | Current | POWERDOWN |  | 3 |  |  |  |
| foscin | Frequency for OSCin terminal | OSC_DIFFR=0, Doubler Disabled |  | 10 |  | 600 | MHz |
|  |  | OSC_DIFFR=0, Doubler Enabled |  | 10 |  | 300 |  |
|  |  | OSC_DIFFR=1, Doubler Disabled |  | 10 |  | 1200 |  |
|  |  | OSC_DIFFR=1, Doubler Enabled |  | 10 |  | 600 |  |
| $\mathrm{v}_{\text {OSCin }}$ | Voltage for OSCin Pin ${ }^{(1)}$ |  |  | 0.5 |  | Vcc-0.5 | Vpp |
| $\mathrm{f}_{\text {Fin }}$ | Frequency for FinPin ${ }^{(2)}$ |  |  | 500 |  | 14000 | MHz |
| $\mathrm{p}_{\text {Fin }}$ | Power for Fin Pin | Single-Ended Operation |  | -5 |  | 5 | dBm |
| $\mathrm{f}_{\mathrm{PD}}$ | Phase Detector Frequency |  |  |  |  | 200 | MHz |
| PN1Hz | PLL Figure of Merit ${ }^{(3)}$ |  |  |  | -227 |  | $\mathrm{dBc} / \mathrm{Hz}$ |
| PN10kHz | $\begin{aligned} & \text { Normalized PLL 1/f } \\ & \text { Noise } \end{aligned}$ | Normalized to 10 kHz offset for a 1 GHz carrier. |  |  | -120 |  | dBc/Hz |
| $\mathrm{I}_{\text {CPout }}$ TRI | Charge Pump Leakage Tristate Leakage |  |  |  |  | 10 | nA |
| $\mathrm{I}_{\text {CPout }}$ MM | Charge Pump Mismatch ${ }^{(4)}$ | $\mathrm{V}_{\text {CPout }}=\mathrm{Vcp}^{\text {/ } 2}$ |  |  | 5 \% |  |  |
| $\mathrm{I}_{\text {CPout }}$ | Charge Pump Current | $\mathrm{V}_{\text {CPout }}=\mathrm{Vcp} / 2$ | CPG=1X |  | 0.1 |  | mA |
|  |  |  | $\ldots$ |  |  |  |  |
|  |  |  | CPG=31X |  | 3.1 |  |  |

(1) For optimal phase noise performance, higher input voltage and a slew rate of at least $3 \mathrm{~V} / \mathrm{ns}$ is recommended
(2) Tested to 13.5 GHz , Guaranteed to 14 GHz by characterization
(3) PLL Noise Metrics are measured with a clean OSCin signal with a high slew rate using a wide loop bandwidth. The noise metrics model the PLL noise for an infinite loop bandwidth as:
PLL_Total $=10 \times \log \left(10^{\text {PLL_Flat } / 10}+10^{\text {PLL_Flicker(Offset// } / 10}\right.$ )
PLL_Flat $=$ PN1Hz $+20 \times \log (\mathrm{N})+10 \times \log (\mathrm{Fpd} / 1 \mathrm{~Hz})$
PLL_Flicker $=$ PN10kHz $-10 \times \log ($ Offset $/ 10 \mathrm{kHz})+20 \times \log ($ Fvco $/ 1 \mathrm{GHz})$
(4) Charge pump mismatch varies as a function of charge pump voltage. Consult typical performance characteristics to see this variation.

## Electrical Characteristics (continued)

(3.15 V $\leq \mathrm{Vcc} \leq 3.45 \mathrm{~V}$. $\mathrm{Vcc} \leq \mathrm{V} c p \leq 5.25 \mathrm{~V}$. Typical values are at $\mathrm{Vcc}=\mathrm{Vcp}=3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}$.
$-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ for the LMX2492 and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$ for the LMX2492-Q1; except as specified.)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC OUTPUT TERMINALS (MUXout,TRIG1,TRIG2,MOD) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage |  | $\begin{aligned} & 0.8 \times \\ & V c c \end{aligned}$ | Vcc |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage |  |  | 0 | $0.2 \times \mathrm{Vcc}$ | V |
| LOGIC INPUT TERMINALS (CE,CLK,DATA,LE,MUXout,TRIG1,TRIG2,MOD) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 1.4 |  | Vcc | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  | 0 |  | 0.6 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input Leakage |  | -5 | 1 | 5 | uA |
| TCELOW | Chip enable Low Time |  | 5 |  |  | us |
| $\mathrm{T}_{\text {CE }} \mathrm{HIGH}$ | Chip enable High Time |  | 5 |  |  | us |

### 7.6 Timing Requirements, Programming Interface (CLK, DATA, LE)

| SYMBOL | PARAMETER | MIN | MYP |
| :--- | :--- | :--- | :---: |
| $T_{C E}$ | Clock To LE Low Time | 35 | 10 |
| $T_{C S}$ | Data to Clock Setup Time | ns |  |
| $T_{C H}$ | Data to Clock Hold Time | 10 | ns |
| $T_{C W H}$ | Clock Pulse Width High | 25 | ns |
| $T_{C W L}$ | Clock Pulse Width Low | 25 | ns |
| $T_{C E S}$ | Enable to Clock Setup Time | 10 | ns |
| $T_{\text {EWH }}$ | Enable Pulse Width High | 10 | ns |

### 7.7 Serial Data Input Timing



There are several other considerations for programming:

- The DATA is clocked into a shift register on each rising edge of the CLK signal. On the rising edge of the LE signal, the data is sent from the shift register to an actual counter.
- If no LE signal is given after the last data bit and the clock is kept toggling, then these bits will be read into the next lower register. This eliminates the need to send the address each time.
- A slew rate of at least $30 \mathrm{~V} / \mathrm{us}$ is recommended for the CLK, DATA, and LE signals
- Timing specs also apply to readback. Readback can be done through the MUXout, TRIG1, TRIG2, or MOD terminals.
www.ti.com.cn


### 7.8 Typical Characteristics



For a charge pump supply of 3.3 V , optimal performance is for a typical charge pump output voltage between 0.5 and 2.8 volts.

Figure 1. Charge Pump Current for Vcp = 3.3 V


For a charge pump supply voltage of 5 volts or higher, optimal performance is typically for a charge pump output voltage between 0.5 and 4.5 volts.

Figure 2. Charge Pump Current for Vcp = 5.5 V


Typical value of lowest power level as a function of frequency. Design to electrical specifications for input sensitivity, not typical performance graphs.

Figure 3. Fin Input Sensitivity
www.ti.com.cn

## Typical Characteristics (continued)



This plot is for a phase detector of $100 \mathrm{MHz}, 2 \mathrm{MHz}$ loop bandwidth, and VCO at 9600 MHz . However, the plot shown is the divide by 2 port at 4800 MHz . The input was a 100 MHz Wenzel Oscillator. The model shows this phase noise has a figure of merit of $-227 \mathrm{dBc} / \mathrm{Hz}$ and a normalized $1 / \mathrm{f}$ noise of $-120.5 \mathrm{dBc} / \mathrm{Hz}$. The charge pump supply was 5 V and the charge pump output voltage was 1.34 V .

Figure 4. LMX2492/92-Q1 Phase Noise for Fpd $=100 \mathrm{MHz}$, Fvco $=9600 \mathrm{MHz} / \mathbf{2}$
www.ti.com.cn

## 8 Detailed Description

### 8.1 Overview

The LMX2492/92-Q1 is a microwave PLL, consisting of a reference input and divider, high frequency input and divider, charge pump, ramp generator, and other digital logic. The Vcc power supply pins run at a nominal 3.3 volts, while the charge pump supply pin, Vcp, operates anywhere from Vcc to 5 volts. The device is designed to operate with an external loop filter and VCO. Modulation is achieved by manipulating the MASH engine.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

### 8.3.1 OSCin Input

The reference can be applied in several ways. If using a differential input, this should be terminated differentially with a 100 ohm resistance and AC coupled to the OSCin and GND/OSCin* terminals. If driving this single-ended, then the GND/OSCin* terminal may be grounded, although better performance is attained by connecting the GND/OSCin* terminal through a series resistance and capacitance to ground to match the OSCin terminal impedance.

### 8.3.2 OSCin Doubler

The OSCin doubler allows the input signal to the OSCin to be doubled in order to have higher phase detector frequencies. This works by clocking on both the rising and falling edges of the input signal, so it therefore requires a $50 \%$ input duty cycle.

### 8.3.3 R Divider

The $R$ counter is 16 bits divides the OSCin signal from 1 to 65535 . If DIFF_ $R=0$, then any value can be chosen in this range. If DIFF_R=1, then the divide is restricted to $2,4,8$, and 16 , but allows for higher OSCin frequencies.

### 8.3.4 PLL N Divider

The 16 bit N divider divides the signal at the Fin terminal down to the phase detector frequency. It contains a $4 / 5$ prescaler that creates minimum divide restrictions, but allows the N value to increment in values of one.

| Modulator Order | Minimum N <br> Divide |
| :---: | :---: |
| Integer Mode, 1st <br> Order Modulator | 16 |
| 2nd Order Modulator | 17 |
| 3rd Order Modulator | 19 |
| 4th Order Modulator | 25 |

### 8.3.5 Fractional Circuitry

The fractional circuitry controls the N divider with delta sigma modulation that supports a programmable first, second, third, and fourth order modulator. The fractional denominator is a fully programmable 24 -bit denominator that can support any value from $1,2, \ldots, 2^{24}$, with the exception when the device is running one of the ramps, and in this case it is a fixed size of $2^{24}$.

### 8.3.6 PLL Phase Detector and Charge Pump

The phase detector compares the outputs of the R and N dividers and generates a correction voltage corresponding to the phase error. This voltage is converted to a correction current by the charge pump. The phase detector frequency, $f_{P D}$, can be calculated as follows: $f_{P D}=f_{O S C i n} \times$ OSC_2X $/ R$.
The charge pump supply voltage on this device, Vcp, can be either run at the Vcc voltage, or up to 5.25 volts in order to get higher tuning voltages to present to the VCO.

### 8.3.7 External Loop Filter

The loop filter is external to the device and is application specific. Texas Instruments website has details on this at www.ti.com.

### 8.3.8 Fastlock and Cycle Slip Reduction

The Fastlock ${ }^{\top M}$ and Cycle Slip Reduction features can be used to improved lock time. When the frequency is changed, a timeout counter can be used to engage these features for a prescribed number of phase detector cycles. During this time that the timeout counter is counting down, the device can be used to pull a terminal from high impedance to ground switch in an extra resistor (R2pLF), change the charge pump current (FL_CPG), or change the phase detector frequency. TRIG2 is recommended for switching the resistor with a setting of TRIG2_MUX = Fastlock (2) and TRIG2_PIN = Inverted/Open Drain (5).


| Parameter | Normal Operation | Fastlock Operation |
| :---: | :---: | :---: |
| Charge Pump Gain | CPG | FL_CPG |
| Device Pin | Grounded |  |
| (TRIG1, TRIG2, MOD, or MUXout) | High Impedance | Gen |

The resistor and the charge pump current are changed simultaneously so that the phase margin remains the same while the loop bandwidth is by a factor of K as shown in the following table:

| Parameter | Symbol | Calculation |
| :---: | :---: | :---: |
| Charge Pump Gain in Fastlock | FL_CPG | Typically use the highest value. |
| Loop Bandwidth Multiplier | K | K=sqrt(FL_CPG/CPG) |
| External Resistor | R2pLF | R2 / (K-1) |

Cycle slip reduction is another method that can also be used to speed up lock time by reducing cycle slipping. Cycle slipping typically occurs when the phase detector frequency exceeds about 100x the loop bandwidth of the PLL. Cycle slip reduction works in a different way than fastlock. To use this, the phase detector frequency is decreased while the charge pump current is simultaneously increased by the same factor. Although the loop bandwidth is unchanged, the ratio of the phase detector frequency to the loop bandwidth is, and this is helpful for cases when the phase detector frequency is high. Because cycle slip reduction changes the phase detector rate, it also impacts other things that are based on the phase detector rate, such as the fastlock timeout-counter and ramping controls.

### 8.3.9 Lock Detect and Charge Pump Voltage Monitor

The LMX2492/92-Q1 offers two methods to determine if the PLL is in lock, charge pump voltage monitoring and digital lock detect. These features can be used individually or in conjunction to give a reliable indication of when the PLL is in lock. The output of this detection can be routed to the TRIG1, TRIG2, MOD, or MUXout terminals.

### 8.3.9.1 Charge Pump Voltage Monitor

The charge pump voltage monitor allows the user to set low (CMP_THR_LOW) and high (CMP_THR_HIGH) thresholds for a comparator that monitors the charge pump output voltage.

| Vcp | Threshold | Suggested Level |
| :---: | :---: | :---: |
| 3.3 V | $\begin{gathered} \text { CPM_THR_LOW } \\ =(\text { Vthresh }+0.08) / 0.085 \\ \hline \end{gathered}$ | 6 for 0.5V limit |
|  | $\begin{gathered} \text { CPM_THR_HIGH } \\ =(\text { Vthresh }-0.96) / 0.044 \\ \hline \end{gathered}$ | 42 for 2.8V limit |
| 5.0 V | $\begin{gathered} \text { CPM_THR_LOW } \\ =(\text { Vthresh }+0.056) / 0.137 \end{gathered}$ | 4 for 0.5V limit |
|  | $\begin{gathered} \text { CPM_THR_HIGH } \\ =(\text { Vthresh }-1.23) / 0.071 \end{gathered}$ | 46 for 4.5V limit |

### 8.3.9.2 Digital Lock Detect

Digital lock detect works by comparing the phase error as presented to the phase detector. If the phase error plus the delay as specified by the PFD_DLY bit is outside the tolerance as specified by DLD_TOL, then this comparison would be considered to be an error, otherwise passing. The DLD_ERR_CNT specifies how may errors are necessary to cause the circuit to consider the PLL to be unlocked. The DLD_PASS_CNT specifies how many passing comparisons are necessary to cause the PLL to be considered to be locked and also resets the count for the errors. The DLD_TOL value should be set to no more than half of a phase detector period plus the PFD_DLY value. The DLD_ERR_CNT and DLD_PASS_CNT values can be decreased to make the circuit more sensitive. If the circuit is too sensitive, then chattering can occur and the DLD_ERR_CNT, DLD_PASS_CNT, or DLD_TOL values should be increased.
Note that if the OSCin signal goes away and there is no noise or self-oscillation at the OSCin pin, then it is possible for the digital lock detect to indicate a locked state when the PLL really is not in lock. If this is a concern, then digital lock detect can be combined with charge pump voltage monitor to detect this situation..

### 8.3.10 FSK/PSK Modulation

Two level FSK or PSK modulation can be created whenever a trigger event, as defined by the FSK_TRIG field is detected. This trigger can be defined as a transition on a terminal (TRIG1, TRIG2, MOD, or MUXout) or done purely in software. The RAMP_PM_EN bit defines the modulation to be either FSK or PSK and the FSK_DEV register determines the amount of the deviation. Remember that the FSK_DEV[32:0] field is programmed as the 2's complement of the actual desired FSK_DEV value. This modulation can be added to the modulation created from the ramping functions as well.

| RAMP_PM_EN | Modulation Type | Deviation |
| :---: | :---: | :---: |
| 0 | 2 Level FSK | Fpd $\times$ FSK_DEV $/ 2^{24}$ |
| 1 | 2 Level PSK | $360^{\circ} \times \mathrm{FSK}$ _DEV $/ 2^{24}$ |

### 8.3.11 Ramping Functions

The LMX2492/92-Q1 supports a broad and flexible class of FMCW modulation formed by up to 8 linear ramps. When the ramping function is running, the denominator is fixed to a forced value of $2^{24}=16777216$. The waveform always starts at RAMPO when the LSB of the PLL_N (R16) is written to. After it is set up, it will start at the initial frequency and have piecewise linear frequency modulation that deviates from this initial frequency as specified by the modulation. Each of the eight ramps can be individually programmed. Various settings are as follows

| Ramp Characteristic | Programming Field Name | Description |
| :---: | :---: | :--- |
| Ramp Length | RAMPx_LEN <br> RAMPx_DLY | The user programs the length of the ramp in phase detector cycles. If <br> RAMPx_DLY=1, then each count of RAMPx_LEN is actually two phase detector <br> cycles. |
| Ramp Slope | RAMPx_LEN <br> RAMPx_DLY <br> RAMPx_INC | The user does not directly program slope of the line, but rather this is done by <br> defining how long the ramp is and how much the fractional numerator is <br> increased per phase detector cycle. The value for RAMPx_INC is calculated by <br> taking the total expected increase in the frequency, expressed in terms of how <br> much the fractional numerator increases, and dividing it by RAMPx_LEN. The <br> value programmed into RAMPx_INC is actually the two's complement of the <br> desired mathematical value. |
| Trigger for Next Ramp | RAMPx_NEXT_TRIG | The event that triggers the next ramp can be defined to be the ramp finishing or <br> can wait for a trigger as defined by TRIG A, TRIG B, or TRIG C. |
| Next Ramp | RAMPx_NEXT | This sets the ramp that follows. Waveforms are constructed by defining a chain <br> ramp segments. To make the waveform repeat, make RAMPx_NEXT point to <br> the first ramp in the pattern. |
| Ramp Fastlock | RAMPx_FL | This allows the ramp to use a different charge pump current or use Fastlock |
| Ramp Flags | RAMPx_FLAG | This allows the ramp to set a flag that can be routed to external terminals to <br> trigger other devices. |

### 8.3.11.1 Ramp Count

If it is desired that the ramping waveform keep repeating, then all that is needed is to make the RAMPx_NEXT of the final ramp equal to the first ramp. This will run until the RAMP_EN bit is set to zero. If this is not desired, then one can use the RAMP_COUNT to specify how may times the specified pattern is to repeat.

### 8.3.11.2 Ramp Comparators and Ramp Limits

The ramp comparators and ramp limits use programable thresholds to allow the device to detect whenever the modulated waveform frequency crosses a limit as set by the user. The difference between these is that comparators set a flag to alert the user while a ramp limits prevent the frequency from going beyond the prescribed threshold. In either case, these thresholds are expressed by programming the Extended_Fractional_Numerator. Extended_Fractional_Numerator $=$ Fractional_Numerator $+\quad\left(\mathrm{N}-\mathrm{N}^{*}\right) \times \times \quad 2^{24}$ In the above, N is the PLL feedback value without ramping and $\mathrm{N}^{*}$ is the instantaneous value during ramping. The actual value programmed is the 2's complement of Extended_Fractional_Numerator.

| Type | Programming Bit | Threshold |
| :---: | :---: | :--- |
| Ramp Limits | RAMP_LIMIT_LOW | Lower Limit |
|  | RAMP_LIMIT_HIGH | Upper Limit | | RAMP_CMP0 |
| :--- |
| RAMP_CMP1 |$\quad$| For the ramp comparators, if the ramp is increasing and exceeds the value as specified |
| :--- |
| by RAMP_CMPx, then the flag will go high, otherwise it is low. If the ramp is decreasing |
| and goes below the value as specified by RAMP_CMPx, then the flag will go high, |
| otherwise it will be low. |

### 8.3.12 Power on Reset (POR)

The power on reset circuitry sets all the registers to a default state when the device is powered up. This same reset can be done by programming SWRST=1. In the programming section, the power on reset state is given for all the programmable fields.

### 8.4 Device Functional Modes

The two primary ways to use the LMX2492/92-Q1 are to run it to generate a set of frequencies

### 8.4.1 Continuous Frequency Generator

In this mode, the LMX2492/92-Q1 generates a single frequency that only changes when the N divider is programmed to a new value. In this mode, the RAMP_EN bit is set to 0 and the ramping controls are not used. The fractional denominator can be programmed to any value from 1 to 16777216. In this kind of application, the PLL is tuned to different channels, but at each channel, the goal is to generate a stable fixed frequency.

### 8.4.1.1 Integer Mode Operation

In integer mode operation, the VCO frequency needs to be an integer multiple of the phase detector frequency. This can be the case when the output frequency or frequencies are nicely related to the input frequency. As a rule of thumb, if this an be done with a phase detector of as high as the lesser of 10 MHz or the OSCin frequency, then this makes sense. To operate the device in integer mode, disable the fractional circuitry by programming the fractional order (FRAC_ORDER), dithering (FRAC_DITH), and numerator (FRAC_NUM) to zero.

### 8.4.1.2 Fractional Mode Operation

In fractional mode, the output frequency does not need to be an integer multiple of the phase detector frequency. This makes sense when the channel spacing is more narrow or the input and output frequencies are not nicely related. There are several programmable controls for this such as the modulator order, fractional dithering, fractional numerator, and fractional denominator. There are many trade-offs with choosing these, but here are some guidelines

| Parameter | Field Name | How to Choose |
| :---: | :---: | :---: |
| Fractional Numerator and Denominator | FRAC NUM FRAC_DEN | The first step is to find the fractional denominator. To do this, find the frequency that divides the phase detector frequency by the channel spacing. For instance, if the output ranges from 5000 to 5050 in 5 MHz steps and the phase detector is 100 MHz , then the fractional denominator is $100 \mathrm{MHz} / 5=20$. So for a an output of 5015 MHz , the N divider would be $50+3 / 20$. In this case, the fractional numerator is 3 and the fractional denominator is 20 . Sometimes when dithering is used, it makes sense to express this as a larger equivalent fraction. Note that if ramping is active, the fractional denominator is forced to $2^{24}$. |
| Fractional Order | FRAC_ORDER | There are many trade-offs, but in general try either the 2nd or 3rd order modulator as starting points. The 3rd order modulator may give lower main spurs, but may generate others. Also if dithering is involved, it can generate phase noise. |
| Dithering | FRAC_DITH | Dithering can reduce some fractional spurs, but add noise. Consult application note AN-1879 for more details on this. |

### 8.4.2 Modulated Waveform Generator

In this mode, the device can generate a broad class of frequency sweeping waveforms. The user can specify up to 8 linear segments in order to generate these waveforms. When the ramping function is running, the denominator is fixed to a forced value of $2^{24}=16777216$

In addition to the ramping functions, there is also the capability to use a terminal to add phase or frequency modulation that can be done by itself or added on top of the waveforms created by the ramp generation functions.

### 8.5 Programming

### 8.5.1 Loading Registers

The device is programmed using several 24 bit registers. The first 16 bits of the register are the address, followed by the next 8 bits of data. The user has the option to pull the LE terminal high after this data, or keep sending data and it will apply this data to the next lower register. So instead of sending three registers of 24 bits each, one could send a single 40 bit register with the 16 bits of address and 24 bits of data. For that matter, the entire device could be programmed as a single register if desired.

### 8.6 Register Map

Registers are programmed in REVERSE order from highest to lowest. Registers NOT shown in this table or marked as reserved can be written as all 0's unless otherwise stated. The POR value is the power on reset value that is assigned when the device is powered up or the SWRST bit is asserted.

Table 1. Register Map

| Register |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | POR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0x18 |
| 1 | 0x1 | Reserved |  |  |  |  |  |  |  | $0 \times 00$ |
| 2 | $0 \times 2$ | 0 | 0 | 0 | 0 | 0 | SWRST | POW | WW[1:0] | $0 \times 00$ |
| 3-15 | 0x3-0xF | Reserved |  |  |  |  |  |  |  | - |
| 16 | $0 \times 10$ | PLL_N[7:0] |  |  |  |  |  |  |  | $0 \times 64$ |
| 17 | $0 \times 11$ | PLL_N[15:8] |  |  |  |  |  |  |  | $0 \times 00$ |
| 18 | $0 \times 12$ | 0 | FRAC_ORDER[2:0] |  |  | FRAC_DITHER[1:0] |  | PLL_N[17:16] |  | $0 \times 00$ |
| 19 | 0x13 | FRAC_NUM[7:0] |  |  |  |  |  |  |  | $0 \times 00$ |
| 20 | 0x14 | FRAC_NUM[15:8] |  |  |  |  |  |  |  | $0 \times 00$ |
| 21 | $0 \times 15$ | FRAC_NUM[23:16] |  |  |  |  |  |  |  | $0 \times 00$ |
| 22 | $0 \times 16$ | FRAC_DEN[7:0] |  |  |  |  |  |  |  | $0 \times 00$ |
| 23 | $0 \times 17$ | FRAC_DEN[15:8] |  |  |  |  |  |  |  | $0 \times 00$ |
| 24 | $0 \times 18$ | FRAC_DEN[23:16] |  |  |  |  |  |  |  | $0 \times 00$ |
| 25 | 0x19 | PLL_R[7:0] |  |  |  |  |  |  |  | $0 \times 04$ |
| 26 | $0 \times 1 \mathrm{~A}$ | PLL_R[15:8] |  |  |  |  |  |  |  | $0 \times 00$ |
| 27 | 0x1B | 0 | FL_CSR[1:0] |  | PFD_DLY[1:0] |  | $\begin{gathered} \hline \text { PLL_R- } \\ \text { DIFF } \end{gathered}$ | 0 | OSC_2X | $0 \times 08$ |
| 28 | 0x1C | 0 | 0 | CPPOL |  |  | CPG[4:0] |  |  | $0 \times 00$ |
| 29 | $0 \times 1 \mathrm{D}$ | FL_TOC[10:8] |  |  | FL_CPG[4:0] |  |  |  |  | $0 \times 00$ |
| 30 | $0 \times 1 \mathrm{E}$ | 0 | $\begin{gathered} \text { CPM } \\ \text { FLAGL } \end{gathered}$ |  | CPM_THR_LOW[5:0] |  |  |  |  | 0x0a |
| 31 | 0x1F | 0 | $\begin{aligned} & \text { CPM } \\ & \text { FLAGH } \end{aligned}$ |  | CPM_THR_HIGH[5:0] |  |  |  |  | $0 \times 32$ |
| 32 | $0 \times 20$ | FL_TOC[7:0] |  |  |  |  |  |  |  | $0 \times 00$ |
| 33 | $0 \times 21$ | DLD_PASS_CNT[7:0] |  |  |  |  |  |  |  | 0xOf |
| 34 | $0 \times 22$ | DLD_TOL[2:0] |  |  | DLD_ERR_CNTR[4:0] |  |  |  |  | $0 \times 00$ |
| 35 | $0 \times 23$ | $\begin{aligned} & \text { MOD } \\ & \text { MUX[5] } \end{aligned}$ | 1 | MUXout _MUX[5] | TRIG2 MUX[5] | TRIG1 _MUX[5] | 0 | 0 | 1 | $0 \times 41$ |
| 36 | $0 \times 24$ | TRIG1_MUX[4:0] |  |  |  |  | TRIG1_PIN[2:0] |  |  | $0 \times 08$ |
| 37 | $0 \times 25$ | TRIG2_MUX[4:0] |  |  |  |  | TRIG2_PIN[2:0] |  |  | $0 \times 10$ |
| 38 | $0 \times 26$ | MOD_MUX[4:0] |  |  |  |  | MOD_PIN[2:0] |  |  | $0 \times 18$ |
| 39 | $0 \times 27$ | MUXout_MUX[4:0] |  |  |  |  | MUXout_PIN[2:0] |  |  | $0 \times 38$ |
| 40-57 | 0x28-0x39 | Reserved |  |  |  |  |  |  |  | - |

## Register Map (continued)

Table 1. Register Map (continued)

| Register |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | POR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 58 | 0x3A | RAMP_TRIG_A[3:0] |  |  |  | 0 | RAMP <br> PM_EN | RAMP CLK | RAMP_EN | 0x00 |
| 59 | $0 \times 3 \mathrm{~B}$ | RAMP_TRIG_C[3:0] |  |  |  | RAMP_TRIG_B[3:0] |  |  |  | 0x00 |
| 60 | 0x3C | RAMP_CMP0[7:0] |  |  |  |  |  |  |  | 0x00 |
| 61 | 0x3D | RAMP_CMPO[15:8] |  |  |  |  |  |  |  | 0x00 |
| 62 | $0 \times 3 \mathrm{E}$ | RAMP_CMP0[23:16] |  |  |  |  |  |  |  | 0x00 |
| 63 | 0x3F | RAMP_CMP0[31:24] |  |  |  |  |  |  |  | 0x00 |
| 64 | 0x40 | RAMP_CMPO_EN[7:0] |  |  |  |  |  |  |  | 0x00 |
| 65 | $0 \times 41$ | RAMP_CMP1[7:0] |  |  |  |  |  |  |  | 0x00 |
| 66 | 0x42 | RAMP_CMP1[15:8] |  |  |  |  |  |  |  | 0x00 |
| 67 | 0x43 | RAMP_CMP1[23:16] |  |  |  |  |  |  |  | 0x00 |
| 68 | $0 \times 44$ | RAMP_CMP1[31:24] |  |  |  |  |  |  |  | 0x00 |
| 69 | 0x45 | RAMP_CMP1_EN[7:0] |  |  |  |  |  |  |  | 0x00 |
| 70 | 0x46 | 0 | FSK_T | $\mathrm{G}[1: 0]$ | RAMP LIMH[32] | RAMP LIML[32] | $\begin{gathered} \text { FSK } \\ \text { DEV[32] } \end{gathered}$ | $\begin{aligned} & \text { RAMP } \\ & \text { CMP1[32] } \end{aligned}$ | $\begin{aligned} & \text { RAMP } \\ & \text { CMPO[32] } \end{aligned}$ | 0x08 |
| 71 | $0 \times 47$ | FSK_DEV[7:0] |  |  |  |  |  |  |  | 0x00 |
| 72 | 0x48 | FSK_DEV[15:8] |  |  |  |  |  |  |  | 0x00 |
| 73 | 0x49 | FSK_DEV[23:16] |  |  |  |  |  |  |  | 0x00 |
| 74 | 0x4A | FSK_DEV[31:24] |  |  |  |  |  |  |  | 0x00 |
| 75 | 0x4B | RAMP_LIMIT_LOW[7:0] |  |  |  |  |  |  |  | 0x00 |
| 76 | 0x4C | RAMP_LIMIT_LOW[15:8] |  |  |  |  |  |  |  | 0x00 |
| 77 | 0x4D | RAMP_LIMIT_LOW[23:16] |  |  |  |  |  |  |  | 0x00 |
| 78 | 0x4E | RAMP_LIMIT_LOW[31:24] |  |  |  |  |  |  |  | 0x00 |
| 79 | 0x4F | RAMP_LIMIT_HIGH[7:0] |  |  |  |  |  |  |  | 0xff |
| 80 | 0x50 | RAMP_LIMIT_HIGH[15:8] |  |  |  |  |  |  |  | 0xff |
| 81 | $0 \times 51$ | RAMP_LIMIT_HIGH[23:16] |  |  |  |  |  |  |  | 0xff |
| 82 | $0 \times 52$ | RAMP_LIMIT_HIGH[31:24] |  |  |  |  |  |  |  | 0xff |
| 83 | 0x53 | RAMP_COUNT[7:0] |  |  |  |  |  |  |  | 0x00 |
| 84 | 0x54 | RAMP_TRIG_INC[1:0] |  | RAMP <br> AUTO | RAMP_COUNT[12:8] |  |  |  |  | 0x00 |
| 85 | 0×55 | Reserved |  |  |  |  |  |  |  | 0x00 |

## Register Map (continued)

Table 1. Register Map (continued)

| Register |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | POR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 86 | 0x56 | RAMP0_INC[7:0] |  |  |  |  |  |  |  | 0x00 |
| 87 | $0 \times 57$ | RAMP0_INC[15:8] |  |  |  |  |  |  |  | 0x00 |
| 88 | 0x58 | RAMP0_INC[23:16] |  |  |  |  |  |  |  | 0x00 |
| 89 | 0x59 | RAMPO DLY | $\begin{gathered} \text { RAMP0_ } \\ \text { FL } \end{gathered}$ | RAMPO_INC[29:24] |  |  |  |  |  | 0x00 |
| 90 | $0 \times 5 \mathrm{~A}$ | RAMP0_LEN[7:0] |  |  |  |  |  |  |  | 0x00 |
| 91 | 0x5B | RAMPO_LEN[15:8] |  |  |  |  |  |  |  | 0x00 |
| 92 | 0x5C | RAMP0_NEXT[2:0] |  |  |  | [1:0] | $\begin{gathered} \text { RAMPO_- } \\ \text { RST } \end{gathered}$ | RAMP0_FLAG[1:0] |  | 0x00 |
| 93 | 0x5D | RAMP1_INC[7:0] |  |  |  |  |  |  |  | 0x00 |
| 94 | 0x5E | RAMP1_INC[15:8] |  |  |  |  |  |  |  | 0x00 |
| 95 | 0x5F | RAMP1_INC[23:16] |  |  |  |  |  |  |  | 0x00 |
| 96 | 0x60 | RAMP1 DLY | $\begin{gathered} \text { RAMP1 } \\ \text { FL } \end{gathered}$ |  | RAMP1_INC[29:24] |  |  |  |  | 0x00 |
| 97 | $0 \times 61$ | RAMP1_LEN[7:0] |  |  |  |  |  |  |  | 0x00 |
| 98 | 0x62 | RAMP1_LEN[15:8] |  |  |  |  |  |  |  | 0x00 |
| 99 | 0x63 | RAMP1_NEXT[2:0] |  |  |  | [1:0] | $\begin{gathered} \text { RAMP1 } \\ \text { RST } \end{gathered}$ | RAM | [1:0] | 0x00 |
| 100 | 0x64 | RAMP2_INC[7:0] |  |  |  |  |  |  |  | 0x00 |
| 101 | 0x65 | RAMP2_INC[15:8] |  |  |  |  |  |  |  | 0x00 |
| 102 | 0x66 | RAMP2_INC[23:16] |  |  |  |  |  |  |  | 0x00 |
| 103 | $0 \times 67$ | RAMP2 DLY | $\begin{gathered} \text { RAMP2 } \\ \text { FL } \end{gathered}$ |  | RAMP2_INC[29:24] |  |  |  |  | 0x00 |
| 104 | $0 \times 68$ | RAMP2_LEN[7:0] |  |  |  |  |  |  |  | 0x00 |
| 105 | 0x69 | RAMP2_LEN[15:8] |  |  |  |  |  |  |  | 0x00 |
| 106 | $0 \times 6 \mathrm{~A}$ | RAMP2_NEXT[2:0] |  |  |  | $[1: 0]$ | RAMP2 RST | RAM | [1:0] | 0x00 |
| 107 | 0x6B | RAMP3_INC[7:0] |  |  |  |  |  |  |  | 0x00 |
| 108 | 0x6C | RAMP3_INC[15:8] |  |  |  |  |  |  |  | 0x00 |
| 109 | 0x6D | RAMP3_INC[23:16] |  |  |  |  |  |  |  | 0x00 |
| 110 | 0x6E | RAMP3 DLY | $\begin{gathered} \text { RAMP3 } \\ \text { FL } \end{gathered}$ |  | RAMP3_INC[29:24] |  |  |  |  | 0x00 |
| 111 | 0x6F | RAMP3_LEN[7:0] |  |  |  |  |  |  |  | 0x00 |
| 112 | 0x70 | RAMP3_LEN[15:8] |  |  |  |  |  |  |  | 0x00 |
| 113 | $0 \times 71$ | RAMP3_NEXT[2:0] |  |  |  | [1:0] | $\begin{gathered} \text { RAMP3 } \\ \text { RST } \end{gathered}$ | RAM | [1:0] | 0x00 |

## Register Map (continued)

Table 1. Register Map (continued)

| Register |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | POR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 114 | 0x72 | RAMP4_INC[7:0] |  |  |  |  |  |  |  | 0x00 |
| 115 | 0x73 | RAMP4_INC[15:8] |  |  |  |  |  |  |  | 0x00 |
| 116 | 0x74 | RAMP4_INC[23:16] |  |  |  |  |  |  |  | 0x00 |
| 117 | 0x75 | RAMP4 DLY | $\begin{gathered} \text { RAMP4_ } \\ \text { FL } \end{gathered}$ | RAMP4_INC[29:24] |  |  |  |  |  | 0x00 |
| 118 | 0x76 | RAMP4_LEN[7:0] |  |  |  |  |  |  |  | 0x00 |
| 119 | 0x77 | RAMP4_LEN[15:8] |  |  |  |  |  |  |  | 0x00 |
| 120 | 0x78 | RAMP4_NEXT[2:0] |  |  | RAMP4 <br> NEXT_TRIG[1:0] |  | $\begin{gathered} \text { RAMP4- } \\ \text { RST } \end{gathered}$ | RAMP4_FLAG[1:0] |  | 0x00 |
| 121 | 0x79 | RAMP5_INC[7:0] |  |  |  |  |  |  |  | 0x00 |
| 122 | 0x7A | RAMP5_INC[15:8] |  |  |  |  |  |  |  | 0x00 |
| 123 | 0x7B | RAMP5_INC[23:16] |  |  |  |  |  |  |  | 0x00 |
| 124 | 0x7C | RAMP5 DLY | $\begin{gathered} \text { RAMP5 } \\ \text { FL } \end{gathered}$ |  | RAMP5_INC[29:24] |  |  |  |  | 0x00 |
| 125 | 0x7D | RAMP5_LEN[7:0] |  |  |  |  |  |  |  | 0x00 |
| 126 | 0x7E | RAMP5_LEN[15:8] |  |  |  |  |  |  |  | 0x00 |
| 127 | 0x7F | RAMP5_NEXT[2:0] |  |  | RAMP5 <br> NEXT_TRIG[1:0] |  | $\begin{gathered} \hline \text { RAMP5- } \\ \text { RST }^{2} \\ \hline \end{gathered}$ | RAMP5_FLAG[1:0] |  | 0x00 |
| 128 | 0x80 | RAMP6_INC[7:0] |  |  |  |  |  |  |  | 0x00 |
| 129 | 0x81 | RAMP6_INC[15:8] |  |  |  |  |  |  |  | 0x00 |
| 130 | 0x82 | RAMP6_INC[23:16] |  |  |  |  |  |  |  | 0x00 |
| 131 | 0x83 | RAMP6 DLY | $\begin{gathered} \text { RAMP6_ } \\ \text { FL } \end{gathered}$ |  | RAMP6_INC[29:24] |  |  |  |  | 0x00 |
| 132 | 0x84 | RAMP6_LEN[7:0] |  |  |  |  |  |  |  | 0x00 |
| 133 | 0x85 | RAMP6_LEN[15:8] |  |  |  |  |  |  |  | 0x00 |
| 134 | 0x86 | RAMP6_NEXT[2:0] |  |  | RAMP6 <br> NEXT_TRIG[1:0] |  | $\begin{gathered} \hline \text { RAMP6 } \\ \text { RST } \end{gathered}$ | RAMP6_FLAG[1:0] |  | 0x00 |
| 135 | 0x87 | RAMP7_INC[7:0] |  |  |  |  |  |  |  | 0x00 |
| 136 | 0x88 | RAMP7_INC[15:8] |  |  |  |  |  |  |  | 0x00 |
| 137 | 0x89 | RAMP7_INC[23:16] |  |  |  |  |  |  |  | 0x00 |
| 138 | 0x8A | RAMP7 DLY | $\begin{gathered} \text { RAMP7_ } \\ \text { FL } \end{gathered}$ |  | RAMP7_INC[29:24] |  |  |  |  | 0x00 |
| 139 | $0 \times 8 \mathrm{~B}$ | RAMP7_LEN[7:0] |  |  |  |  |  |  |  | 0x00 |
| 140 | $0 \times 8 \mathrm{C}$ | RAMP7_LEN[15:8] |  |  |  |  |  |  |  | 0x00 |
| 141 | 0x8D | RAMP7_NEXT[2:0] |  |  |  | $\overline{[ }[1: 0]$ | RAMP7_ RST | RAM | G[1:0] | 0x00 |
| 142-32767 | $\begin{aligned} & 0 \times 8 \mathrm{E}-- \\ & 0 \times 7 \mathrm{ff} \end{aligned}$ | Reserved |  |  |  |  |  |  |  | 0x00 |

### 8.7 Register Field Descriptions

The following sections go through all the programmable fields and their states. Additional information is also available in the applications and feature descriptions sections as well. The POR column is the power on reset state that this field assumes if not programmed.

### 8.7.1 POWERDOWN and Reset Fields

Table 2. POWERDOWN and Reset Fields

| Field | Location | POR | Description and States |  |  |
| :---: | :---: | :---: | :--- | :---: | :---: | :---: |
| POWERDOWN <br> $[1: 0]$ |  |  |  | Value | POWERDOWN State |

### 8.7.2 Dividers and Fractional Controls

## Table 3. Dividers and Fractional Controls

| Field | Location | POR | Description and States |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { PLL_N } \\ & {[17: 0]} \end{aligned}$ | R18[1] to R16[0] | 16 | Feedback N counter Divide value. Minimum count is 16 . Maximum is 262132 . Writing of the register R16 begins any ramp execution when RAMP_EN=1. |  |  |
| $\underset{[1: 0]}{\text { FRAC_DITHER }^{[10]}}$ | R18[3:2] | 0 | Dither used by the fractional modulator | Value | Dither |
|  |  |  |  | 0 | Weak |
|  |  |  |  | 1 | Medium |
|  |  |  |  | 2 | Strong |
|  |  |  |  | 3 | Disabled |
| $\begin{gathered} \text { FRAC_ORDER } \\ {[2: 0]} \end{gathered}$ | R18[6:4] | 0 | Fractional Modulator order | Value | Modulator Order |
|  |  |  |  | 0 | Integer Mode |
|  |  |  |  | 1 | 1st Order Modulator |
|  |  |  |  | 2 | 2nd Order Modulator |
|  |  |  |  | 3 | 3rd Order Modulator |
|  |  |  |  | 4 | 4th Order Modulator |
|  |  |  |  | 5-7 | Reserved |
| $\begin{gathered} \text { FRAC_NUM } \\ \text { [23:0] } \\ \hline \end{gathered}$ | $\begin{gathered} \text { R21[7] to } \\ \text { R19[0] } \\ \hline \end{gathered}$ | 0 | Fractional Numerator. This value should be less than or equal to the fractional denominator. |  |  |
| $\begin{aligned} & \text { FRAC_DEN } \\ & \text { [23:01 } \end{aligned}$ | $\begin{gathered} \text { R24[7] to } \\ \text { R22[0] } \\ \hline \end{gathered}$ | 0 | Fractional Denominator. If the RAMP_EN=1, this field is ignored and the denominator is fixed to $2^{24}$. |  |  |
| $\begin{aligned} & \text { PLL_R } \\ & \text { [15:0] } \end{aligned}$ | $\begin{gathered} \text { R26[7] to } \\ \text { R25[0] } \end{gathered}$ | 1 | Reference Divider value. Selecting 1 will bypass counter. |  |  |
| OSC_2X | R27[0] | 0 | Enables the Doubler before the Reference divider | Value | Doubler |
|  |  |  |  | 0 | Disabled |
|  |  |  |  | 1 | Enabled |
| PLL_R _DIFF | R27[2] | 0 | Enables the Differential R counter. This allows for higher OSCin frequencies, but restricts PLL_R to divides of $2,4,8$ or 16. | Value | R Divider |
|  |  |  |  | 0 | Single-Ended |
|  |  |  |  | 1 | Differential |
| $\begin{gathered} \text { PFD_DLY } \\ {[1: 0]} \end{gathered}$ | R27[4:3] | 1 | Sets the charge pump minimum pulse width. This could potentially be a trade-off between fractional spurs and phase noise. Setting 1 is recommended for general use. | Value | Pulse Width |
|  |  |  |  | 0 | Reserved |
|  |  |  |  | 1 | 860 ps |
|  |  |  |  | 2 | 1200 ps |
|  |  |  |  | 3 | 1500 ps |
| $\begin{aligned} & \mathrm{CPG} \\ & {[4: 0]} \end{aligned}$ | R28[4:0] | 0 | Charge pump gain | Value | Charge Pump State |
|  |  |  |  | 0 | Tri-State |
|  |  |  |  | 1 | 100 uA |
|  |  |  |  | 2 | 200 uA |
|  |  |  |  | $\ldots$ | $\ldots$ |
|  |  |  |  | 31 | 3100 uA |
| CPPOL | R28[5] | 0 | Charge Pump Polarity <br> Positive is for a positive slope VCO characteristic, negative otherwise. | Value | Charge Pump Polarity |
|  |  |  |  | 0 | Negative |
|  |  |  |  | 1 | Positive |

### 8.7.2.1 Speed Up Controls (Cycle Slip Reduction and Fastlock)

Table 4. FastLock and Cycle Slip Reduction

| Field | Location | POR | Description | nd Stat |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\underset{[1: 0]}{\mathrm{FL} \mathrm{CSR}}$ | R27[6:5] | 0 | Cycle Slip Reduction (CSR) reduces the phase detector frequency by multiplying both the $R$ and $N$ counters by the CSR value while either the FastLock Timer is counting or the RAMPx_FL=1 and the part is ramping. Care must be taken that the $R$ and N divides remain inside the range of the counters. Cycle slip reduction is generally not recommended during ramping. | Value | CSR Value |
|  |  |  |  | 0 | Disabled |
|  |  |  |  | 1 | x 2 |
|  |  |  |  | 2 | $\times 4$. |
|  |  |  |  | 3 | Reserved |
| $\underset{[4: 0]}{\mathrm{FL} \mathrm{CPG}}$ | R29[4:0] | 0 | Charge pump gain only when Fast Lock Timer is counting down or a ramp is running with RAMPx_FL=1 | Value | Fastlock Charge Pump Gain |
|  |  |  |  | 0 | Tri-State |
|  |  |  |  | 1 | 100 uA |
|  |  |  |  | 2 | 200 uA |
|  |  |  |  | $\ldots$ | $\ldots$ |
|  |  |  |  | 31 | 3100 uA |
| $\begin{gathered} \text { FL_TOC } \\ {[10: 0]} \end{gathered}$ | $\begin{gathered} \text { R29[7:5] } \\ \text { and } \\ \text { R32[7:0] } \end{gathered}$ | 0 | Fast Lock Timer. This counter starts counting when the user writes the PLL_N(Register R16). During this time the FL_ $\mathrm{C} P G$ gain is sent to the charge pump, and the FL_CSR shifts the $R$ and $N$ counters if enabled. When the counter terminates, the normal CPG is presented and the CSR undo's the shifts to give a normal PFD frequency. | Value | Fastlock Timer Value |
|  |  |  |  | 0 | Disabled |
|  |  |  |  | 1 | $1 \times 32=32$ |
|  |  |  |  | $\ldots$ |  |
|  |  |  |  | 2047 | $2047 \times 32=65504$ |

### 8.8 Lock Detect and Charge Pump Monitoring

Table 5. Lock Detect and Charge Pump Monitor

| Field | Location | POR | Description and States |  |  |  |
| :---: | :---: | :---: | :--- | :--- | :--- | :--- |

### 8.9 TRIG1,TRIG2,MOD, and MUXout Pins

Table 6. TRIG1, TRIG2, MOD, and MUXout Terminal States

| Field | Location | POR | Description and States |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\underset{[2: 0]}{\text { TRIG1_PIN }}$ | R36[2:0] | 0 | This is the terminal drive state for the TRIG1, TRIG2, MOD, and MUXout Pins | Value | Pin Drive State |
|  |  |  |  | 0 | TRISTATE (default) |
|  |  |  |  | 1 | Open Drain Output |
|  |  |  |  | 2 | Pullup / Pulldown Output |
| $\underset{[2: 0]}{\text { TRIG2_PIN }}$ | R37[2:0] | 0 |  | 3 | Reserved |
| $\underset{[2: 0]}{\mathrm{MOD}_{-=} \mathrm{PIN}}$ | R38[2:0] | 0 |  | 4 | GND |
| $\underset{[2: 0]}{\text { MUXout_- }}$ | R39[2:0] | 0 |  | 5 | Inverted Open Drain Output |
|  |  |  |  | 6 | Inverted Pullup / Pulldown Output |
|  |  |  |  | 7 | Input |

Table 7. TRIG1, TRIG2, MOD, and MUXout Selections

| Field | Location | POR | Description and States |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |

### 8.10 Ramping Functions

Table 8. Ramping Functions

| Field | Location | POR | Description and States |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RAMP_EN | R58[0] | 0 | Enables the RAMP functions. When this bit is set, the Fractional Denominator is fixed to $2^{24}$. RAMP execution begins at RAMP0 upon the PLL_N[7:0] write. The Ramp should be set up before RAMP_EN is set. | Value | Ramp |
|  |  |  |  | 0 | Disabled |
|  |  |  |  | 1 | Enabled |
| RAMP_CLK | R58[1] | 0 | RAMP clock input source. The ramp can be clocked by either the phase detector clock or the MOD terminal based on this selection. | Value | Source |
|  |  |  |  | 0 | Phase Detector |
|  |  |  |  | 1 | MOD Terminal |
| RAMP_PM_EN | R58[2] | 0 | Phase modulation enable. | Value | Modulation Type |
|  |  |  |  | 0 | Frequency Modulation |
|  |  |  |  | 1 | Phase Modulation |
| $\begin{gathered} \text { RAMP_TRIGA } \\ {[3: 0]} \\ \text { RAMP_TRIGB } \\ {[3: 0]} \\ \text { RAMP_TRIGC } \\ {[3: 0]} \end{gathered}$ | $\begin{aligned} & \text { R58[7:4] } \\ & \text { R59[3:0] } \\ & \text { R59[7:4] } \end{aligned}$ | 0 | Trigger A, B, and C Sources | Value | Source |
|  |  |  |  | 0 | Never Triggers (default) |
|  |  |  |  | 1 | TRIG1 terminal rising edge |
|  |  |  |  | 2 | TRIG2 terminal rising edge |
|  |  |  |  | 3 | MOD terminal rising edge |
|  |  |  |  | 4 | DLD Rising Edge |
|  |  |  |  | 5 | CMP0 detected (level) |
|  |  |  |  | 6 | RAMPx_CPG Rising edge |
|  |  |  |  | 7 | RAMPx_FLAG0 Rising edge |
|  |  |  |  | 8 | Always Triggered (level) |
|  |  |  |  | 9 | TRIG1 terminal falling edge |
|  |  |  |  | 10 | TRIG2 terminal falling edge |
|  |  |  |  | 11 | MOD terminal falling edge |
|  |  |  |  | 12 | DLD Falling Edge |
|  |  |  |  | 13 | CMP1 detected (level) |
|  |  |  |  | 14 | RAMPx_CPG Falling edge |
|  |  |  |  | 15 | RAMPx_FLAG0 Falling edge |
| $\begin{gathered} \text { RAMP_CMPO } \\ {[32: 0]} \end{gathered}$ | R70[0], R63[7] to R60[0] | 0 | Twos compliment of Ramp Comparator 0 value. Be aware of that the MSB is in Registe R70. |  |  |
| $\underset{[7: 0]}{\text { RAMP_CMPO_EN }}$ | R64[7:0] | 0 | Comparator 0 is active during each RAMP corresponding to the bit. Place a 1 for ramps it is active in and 0 for ramps it should be ignored. RAMP0 corresponds to R64[0], RAMP7 corresponds to R64[7] |  |  |
| $\begin{gathered} \text { RAMP_CMP1 } \\ {[32: 0]} \end{gathered}$ | $\begin{gathered} R 70[1], \\ \text { R68[7] to } \\ \text { R65[0] } \end{gathered}$ | 0 | Twos compliment of Ramp Comparator 1 value. Be aware of that the MSB is in Registe R70. |  |  |
| $\underset{[7: 0]}{\text { RAMP_CMP1_EN }}$ | R69[7:0] | 0 | Comparator 1 is active during each RAMP corresponding to the bit. Place a 1 for ramps it is active in and 0 for ramps it should be ignored. RAMP0 corresponds to R64[0], RAMP7 corresponds to R64[7]. |  |  |
| $\underset{[1: 0]}{\text { FSK_TRIG }}$ | R76[4] toR75[3] | 0 | Deviation trigger source. When this trigger source specified is active, the FSK_DEV value is applied. | Value | Trigger |
|  |  |  |  | 0 | Always Triggered |
|  |  |  |  | 1 | Trigger A |
|  |  |  |  | 2 | Trigger B |
|  |  |  |  | 3 | Trigger C |
| $\begin{gathered} \text { FSK_DEV } \\ {[32: 0]} \end{gathered}$ | $\begin{gathered} \text { R70[2], } \\ \text { R74[7] to } \\ \text { R71[0] } \end{gathered}$ | 0 | Twos compliment of the deviation value for This value should be written with 0 when not R70. | quency sed. Be | ulation and phase modulation. are that the MSB is in Register |

## Ramping Functions (continued)

Table 8. Ramping Functions (continued)

| Field | Location | POR | Description and States |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\underset{\left[\begin{array}{c}\text { RAMP_ } \\ \text { [IMIT_L } \\ \end{array}\right]}{ }$ | $\begin{gathered} \text { R70[3], } \\ \text { R78[7] to } \\ 75[0] \end{gathered}$ | $\begin{aligned} & 0 \times 000 \\ & 00000 \end{aligned}$ | Twos compliment of the ramp lower limit that the ramp can not go below. The ramp limit occurs before any deviation values are included. Care must be taken if the deviation is used and the ramp limit must be set appropriately. Be aware that the MSB is in Register R70. |  |  |
| RAMP_LIMIT_HIGH $_{[32: 0]}$ | $\begin{aligned} & \text { R70[4], } \\ & \text { R82[7] to } \\ & 79.0[0] \end{aligned}$ | 0xfffffff $\mathrm{f}$ | Twos compliment of the ramp higher limit that the ramp can not go above. The ramp limit occurs before any deviation values are included. Care must be taken if the deviation is used and the ramp limit must be set appropriately. Be aware that the MSB is in Register R70. |  |  |
| $\begin{gathered} \text { RAMP_COUNT } \\ {[12: 0]} \end{gathered}$ | $\begin{gathered} \text { R84[4] to } \\ \text { R83[0] } \end{gathered}$ | 0 | Number of RAMPs that will be executed before a trigger or ramp enable is brought down. Load zero if this feature is not used. Counter is automatically reset when RAMP_EN goes from 0 to 1 . |  |  |
| RAMP_AUTO | R84[5] | 0 | Automatically clear RAMP_EN when RAMP Count hits terminal count. | Value | Ramp |
|  |  |  |  | 0 | RAMP_EN unaffected by ramp counter (default) |
|  |  |  |  | 1 | RAMP_EN automatically brought low when ramp counter terminal counts |
| $\underset{[1: 0]}{\text { RAMP_TRIG_INC }}$ | R84[7:6] | 0 | Increment Trigger source for RAMP Counter. To disable ramp counter, load a count value of 0 . | Value | Source |
|  |  |  |  | 0 | Increments occur on each ramp transition |
|  |  |  |  | 1 | Increment occurs on trigA |
|  |  |  |  | 2 | Increment occurs on trigB |
|  |  |  |  | 3 | Increment occurs on trigC |

### 8.11 Individual Ramp Controls

These bits apply for all eight ramps. For the field names, $x$ can be $0,1,2,3,4,5,6$, or 7 .
Table 9. Individual Ramp Controls

| Field | Location | POR | Description and States |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { RAMPx } \\ \text { _INC[29:0] } \end{gathered}$ | Varies | 0 | Signed ramp increment. |  |  |
| RAMPx _FL | Varies | 0 | This enables fastlock and cycle slip reduction for ramp x . | Value | CPG |
|  |  |  |  | 0 | Disabled |
|  |  |  |  | 1 | Enabled |
| RAMPx DLY | Varies | 0 | During this ramp, each increment takes 2 PFD cycles per LEN clock instead of the normal 1 PFD cycle. Slows the ramp by a factor of 2 . | Value | Clocks |
|  |  |  |  | 0 | 1 PFD clock per RAMP tick.(default) |
|  |  |  |  | 1 | 2 PFD clocks per RAMP tick. |
| RAMPx _LEN | Varies | 0 | Number of PFD clocks (if DLY is 0 ) to continue to increment RAMP. $1=>1$ cycle, $2=>2$ etc. Maximum of 65536 cycles. |  |  |
| $\begin{aligned} & \text { RAMPx } \\ & \text { _FLAG[1:0] } \end{aligned}$ | Varies | 0 | General purpose FLAGS sent out of RAMP. | Value | Flag |
|  |  |  |  | 0 | Both FLAG1 and FLAG0 are zero. (default) |
|  |  |  |  | 1 | FLAG0 is set, FLAG1 is clear |
|  |  |  |  | 2 | FLAG0 is clear, FLAG1 is set |
|  |  |  |  | 3 | Both FLAG0 and FLAG1 are set. |
| RAMP0 _RST | Varies | 0 | Forces a clear of the ramp accumulator. This is used to erase any accumulator creep that can occur depending on how the ramps are defined. Should be done at the start of a ramp pattern. | Value | Reset |
|  |  |  |  | 0 | Disabled |
|  |  |  |  | 1 | Enabled |
| $\begin{gathered} \text { RAMPx } \\ \text { NEXT } \\ \text { TRRG } \\ {[1: 0]} \end{gathered}$ | Varies | 0 | Determines what event is necessary to cause the state machine to go to the next ramp. It can be set to when the RAMPx_LEN counter reaches zero or one of the events for Triggers A,B, or C. | Value | Operation |
|  |  |  |  | 0 | RAMPx_LEN |
|  |  |  |  | 1 | TRIG_A |
|  |  |  |  | 2 | TRIG_B |
|  |  |  |  | 3 | TRIG_C |
| $\begin{gathered} \text { RAMPO } \\ \text { NEXT[2:0] } \\ \hline \end{gathered}$ | Varies | 0 | The next RAMP to execute when the length counter times out |  |  |

www.ti.com.cn

## 9 Applications and Implementation

### 9.1 Application Information

The LMX2492/92-Q1 can be used in a broad class of applications such as generating a single frequency for a high frequency clock, generating a tunable range of frequencies, or generating swept waveforms that can be used in applications such as radar.

### 9.2 Typical Applications

The following schematic is an example of hat could be used in a typical application.


### 9.2.1 Design Requirements

For these examples, it will be assumed that there is a 100 MHz input signal and the output frequency is between 9400 and 9800 MHz with various modulated waveforms.

| Parameter | Symbol | Value | Comments |
| :---: | :---: | :---: | :---: |
| Input Frequency | OSCin | 100 MHz | There are many possibilities, but this choice gives <br> good performance and saves a little current (as <br> shown in the electrical specifications). |
| Phase Detector <br> Frequency | Fpd | 100 MHz |  |

## Typical Applications (continued)

| Parameter | Symbol | Value | Comments |
| :---: | :---: | :---: | :---: |
| VCO Frequency | Fvco | 9400-9800 MHz (Simple Chirp) | In the different examples, the VCO frequency is actually changing. However, the same loop filter design can be used for all three. |
|  |  | 9400-9800 (Flattened Ramp) |  |
|  |  | 9500-9625 MHz (Complex Triggered Ramp |  |
| VCO Gain | Kvco | $200 \mathrm{MHz} / \mathrm{V}$ | This parameter has nothing to do with the LMX2492/92-Q1, but is rather set by the external VCO choice. |

### 9.2.2 Detailed Design Procedure

The first step is to calculate the reference divider (PLL_R) and feedback divider (PLL_N) values as shown in the table that follows.

| Parameter | Symbol and Calculations | Value | Comments |
| :---: | :---: | :---: | :---: |
| Average VCO Frequency | $\mathrm{FvcOAvg}^{\text {ave }}$ $=\left(\mathrm{FvCO}_{\text {Max }}+\mathrm{FvCO}_{\text {Min }}\right) / 2$ | 9600 MHz | To design a loop filter, one designs for a fixed VCO value, although it is understood that the VCO will tune around. This typical value is usually chosen as the average VCO frequency. |
| VCO Gain | Kvco | $200 \mathrm{MHz} / \mathrm{V}$ | This parameter has nothing to do with the LMX2492/92-Q1, but is rather set by the external VCO choice. In this case, it was the RFMD1843 VCO. |
| PLL Loop Bandwidth | BW | 380 kHz | This bandwidth is very wide to allow the VCO frequency to be modulated. |
| Charge Pump Gain | CPG | 3.1 mA | Using the larger gain allows a wider loop bandwidth and gives good phase performance. |
| R Divider | $\begin{gathered} \text { PLL_R } \\ =\mathrm{OSCin} / \mathrm{Fpd} \end{gathered}$ | 1 | This value is calculated from previous values. |
| N Divider | $\begin{aligned} & \text { PLL_N } \\ = & \mathrm{Fvco} / \mathrm{Fpd} \end{aligned}$ | 96 | This value is calculated from previous values. |
| Loop Filter Components | C1_LF | 68 pF | These were calculated by TI design tools. |
|  | C2_LF | 3.9 nF |  |
|  | C3_LF | 150 pF |  |
|  | R2_LF | 390 ohm |  |
|  | R3_LF | 390 ohm |  |

Once a loop filter bandwidth is chosen, the external loop filter components of C1_LF, C2_LF, C3_LF, R2_LF, and R3_LF can be calculated with a tool such as the Clock Architect tool available at www.ti.com. It is also highly recommended to look at the EVM instructions. The CodeLoader software is an excellent starting point and example to see how to program this device.

### 9.2.3 Application Performance Plot - Sawtooth Waveform Example

Using the above design, it can be programmed to generate a sawtooth waveform with the following paramters.

| Parameter | Symbol | Value |
| :---: | :---: | :---: |
| Ramp Duration | $\Delta T$ | 100 uS |
| VCO Frequency | Fvco | $9400-9800 \mathrm{MHz}$ |
| Range | $\Delta \mathrm{F}$ | $9400-9800 \mathrm{MHz}=400 \mathrm{MHz}$ Change |



Because we want the ramp length to be 100 us, this works out to 10,000 phase detector cycles which means that RAMPO_LEN=10000. To change 400 MHz , we know that each one of the 10000 steps is 40 kHz . Given the fractional denominator is $2^{24}=16777216$ and the phase detector frequency is 100 MHz , this implies that the fractional numerator at the end of the ramp will be 6711. However, since this 6711 number is not exact (closer to 6718.8864), the ramp will creep if we do not reset it. Therefore, we set reset the ramp. After the ramp finishes, we want to start with the same ramp, so RAMP0_NEXT is RAMPO. The results of this analysis are in the table below:

| RAMP | RAMPO_LEN | RAMPO_INC | RAMPO_NEXT | RAMPO_RST |
| :---: | :---: | :---: | :---: | :---: |
| RAMPO | $\Delta T \times \mathrm{Fpd}=100 \mathrm{us} / 100 \mathrm{MHz}$ <br> $=10000$ | $(\Delta \mathrm{F} / \mathrm{Fpd}) / \mathrm{RAMPO} \mathrm{LEN} \times 2^{24}$ <br> $=(400 / 100) / 10000 \times 16777216=6711$ | 0 | 1 |

The actual measured waveform for this is shown in the following figure. Note that the frequency that was actually measured was from the divide by two output of the VCO and therefore the measured frequency was half of the actual frequency presented to the PLL. This ramping waveform does show some undershoot as the frequency rapidly returns from 9800 MHz ( 4900 MHz on the plot) to 9400 MHz ( 4700 MHz on the plot). This undershoot can be mitigated by adding additional ramps.


### 9.2.4 Application Performance Plot - Flat Top Triangle Waveform

Now consider pattern as shown below. The ramp is sometimes used because it can better account for Doppler Shift. The purpose for making the top and bottom portions flat is to help reduce the impact of the PLL overshooting and undershooting in order to make the sloped ramped portions more linear.

| Parameter | Symbol | Value |
| :---: | :---: | :---: |
| Ramp Duration | $\Delta \mathrm{T} 0$ | 10 uS |
|  | $\Delta \mathrm{T} 1$ | 90 uS |
|  | $\Delta \mathrm{T} 2$ | 10 uS |
|  | $\Delta \mathrm{T} 3$ | 90 uS |
| Range | $\Delta \mathrm{F} 0$ | 0 |
|  | $\Delta \mathrm{~F} 1$ | $\Delta \mathrm{~F} 2$ |



The actual measured waveform for this is shown in the following figure. Note that the frequency that was actually measured was from the divide by two output of the VCO and therefore the measured frequency was half of the actual frequency presented to the PLL. The flattened top and bottom of this triangle wave help mitigate the overshoot and undersoot in the frequency.


The actual measured waveform for this is shown in the following figure. Note that the frequency that was actually measured was from the divide by two output of the VCO and therefore the measured frequency was half of the actual frequency presented to the PLL. The flattened top and bottom of this triangle wave help mitigate the overshoot and undersoot in the frequency.

### 9.2.5 Applications Performance Plot -- Complex Triggered Ramp

In this example, the modulation is not started until a trigger pulse from the MOD terminal goes high. Assume a phase detector frequency of 100 MHz and we RAMP1 to be 60 us and ramps 2,3, and 4 to be 12 us each. We set the next trigger for RAMPO to be trigger A and define trigger A to be the MOD terminal. Then we configure as follows:


Figure 5. Complex Triggered Ramp Example

| RAMP | RAMPx <br> _LEN | RAMPx_ <br> INC | RAMPx_FL | RAMPx <br> _NEXT | RAMPx_FLAG | RAMPx_1 <br> NEXT_TRIG | RAMPx_RS <br> T |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RAMP0 | 1 | 0 | 0 | 1 | FLAG0 and <br> FLAG1 | TRIG A | 1 |
| RAMP1 | 6000 | 1073730639 | 0 | 2 | FLAG0 and <br> FLAG1 | TOC Timeout | 1 |
| RAMP2 | 1200 | 27963 | 1 | 3 | Disabled | TOC Timeout | 0 |
| RAMP3 | 1200 | 17476 | 0 | 4 | FLAG1 | TOC Timeout | 0 |
| RAMP4 | 1200 | 10486 | 0 | 1 | FLAG0 and <br> FLAG1 | TOC Timeout | 0 |

Texas
InSTRUMENTS

The actual measured waveform for this is shown in the following figure. Note that the frequency that was actually measured was from the divide by two output of the VCO and therefore the measured frequency was half of the actual frequency presented to the PLL. The flattened top and bottom of this triangle wave help mitigate the overshoot and undersoot in the frequency.


Figure 6. Actual Measurement for Complex Triggered Ramp

## 10 Power Supply Recommendations

For power supplies, it is recommended to place 100 nF close to each of the power supply pins. If fractional spurs are a large concern, using a ferrite bead to each of these power supply pins can reduce spurs to a small degree.

## 11 Layout

### 11.1 Layout Guidelines

For layout examples, the EVM instructions are the most comprehensive document. In general, the layout guidelines are similar to most other PLL devices. For the high frequency Fin pin, it is recommended to use 0402 components and match the trace width to these pad sizes. Also the same needs to be done on the Fin* pin. If layout is easier to route the signal to $\mathrm{Fin}^{*}$ instead of Fin, then this is acceptable as well.

### 11.2 Layout Example



LMX2492，LMX2492－Q1
www．ti．com．cn

## 12 Device and Documentation Support

## 12．1 Device Support

## 12．1．1 Development Support

Texas Instruments has several software tools to aid in the development process including CodeLoder for programming，Clock Design Tool for Loop filter design and phase noise／spur simulation，and the Clock Architect． All these tools are available at www．ti．com．

## 12．2 Documentation Support

## 12．2．1 Related Documentation

For the avid reader，the following resources are available at www．ti．com．
Application Note 1879 －－Fractional N Frequency Synthesis
PLL Performance，Simulation，and Design－－by Dean Banerjee

## 12．3 Related Links

The table below lists quick access links．Categories include technical documents，support and community resources，tools and software，and quick access to sample or buy．

Table 10．Related Links

| PARTS | PRODUCT FOLDER | SAMPLE and BUY | TECHNICAL <br> DOCUMENTS | TOOLS and <br> SOFTWARE | SUPPORT and <br> COMMUNITY |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LMX2492 | Click here | Click here | Click here | Click here | Click here |
| LMX2492－Q1 | Click here | Click here | Click here | Click here | Click here |

## 12．4 Trademarks

All trademarks are the property of their respective owners．

## 12．5 Electrostatic Discharge Caution

These devices have limited built－in ESD protection．The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates．

## 12．6 Glossary

SLYZ022－TI Glossary．
This glossary lists and explains terms，acronyms and definitions．

## 13 机械封装和可订购信息

以下页中包括机械封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。要获得这份数据表的浏览器版本，请查阅左侧导航栏。

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LMX2492QRTWRQ1 | ACTIVE | WQFN | RTW | 24 | 1000 | RoHS \& Green | SN | Level-3-260C-168 HR | -40 to 125 | X2492Q | Samples |
| LMX2492QRTWTQ1 | ACTIVE | WQFN | RTW | 24 | 250 | RoHS \& Green | SN | Level-3-260C-168 HR | -40 to 125 | X2492Q | Samples |
| LMX2492RTWR | ACTIVE | WQFN | RTW | 24 | 1000 | RoHS \& Green | SN | Level-3-260C-168 HR | -40 to 85 | X2492 | Samples |
| LMX2492RTWT | ACTIVE | WQFN | RTW | 24 | 250 | RoHS \& Green | SN | Level-3-260C-168 HR | -40 to 85 | X2492 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000 \mathrm{ppm}$ threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).


SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

78\% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

NOTES: (continued)
5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要声明和免责声明

TI＂按原样＂提供技术和可靠性数据（包括数据表），设计资源（包括参考设计），应用或其他设计建议，网络工具，安全信息和其他资源不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性，某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：（1）针对您的应用选择合适的 TI 产品，（2）设计，验证并测试您的应用，（3）确保您的应用满足相应标准以及任何其他功能安全，信息安全，监管或其他要求。
这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔，损害，成本，损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti．com 上其他适用条款／TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments，Post Office Box 655303，Dallas，Texas 75265
Copyright © 2022 ，德州仪器（TI）公司

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Phase Locked Loops - PLL category:
Click to view products by Texas Instruments manufacturer:

Other Similar products are found below :
CPLL58-2400-2500 EL4585CN HMC832ALP6GETR ADF4360-8BCPZRL ADF4002BRUZ-RL LMX2541SQ2380E LMX2572LPRHAR LMX2572RHAR LMX1214RHAT ADF41020BCPZ-RL7 ADF4113BRUZ-REEL SI4113-D-GM CY22050KFI CY2XF23FLXIT LMX2430TMX/NOPB NB3N5573DTG SI4123-D-GT SI4112-D-GM SI4123-D-GM CD74HC4046AM CY7B993V-2AXI LMX2491RTWT NB2309AI1DR2G SI4122-D-GM LMX2470SLEX CPLL66-2450-2450 HMC703LP4ETR NJM567D PI6C2409-1HWE ADF5355BCPZ ADF4360-7BCPZ ADF4360-6BCPZ ADF4360-2BCPZRL7 ADF4360-2BCPZ ADF4360-7BCPZRL7 ADF4360-8BCPZ ADF4002BCPZ-RL7 ADF4007BCPZ ADF41020BCPZ ADF4106SCPZ-EP ADF4107BCPZ ADF4108BCPZ-RL7 ADF4113BCPZ ADF4156BCPZ ADF4106BRUZ-R7 ADF4002BRUZ ADF4001BRUZ-R7 ADF4002BRUZ-RL7 ADF4107BRUZ-REEL7 ADF4111BRUZRL7

