## National Semiconductor is now part of Texas Instruments.

Search <a href="http://www.ti.com/">http://www.ti.com/</a> for the latest technical information and details on our current products and services.



#### LMX2541

# Ultra-Low Noise PLLatinum Frequency Synthesizer with Integrated VCO

#### **General Description**

The LMX2541 is an ultra low noise frequency synthesizer which integrates a high performance delta-sigma fractional N PLL, a VCO with fully integrated tank circuit, and an optional frequency divider. The PLL offers an unprecedented normalized noise floor of -225 dBc/Hz and can be operated with up to 104 MHz of phase-detector rate (comparison frequency) in both integer and fractional modes. The PLL can also be configured to work with an external VCO.

The LMX2541 integrates several low-noise, high precision LDOs and output driver matching network to provide higher supply noise immunity and more consistent performance, while reducing the number of external components. When combined with a high quality reference oscillator, the LMX2541 generates a very stable, ultra low noise signal.

The LMX2541 is offered in a family of 6 devices with varying VCO frequency range from 1990 MHz up to 4 GHz. Using a flexible divider, the LMX2541 can generate frequencies as low as 31.6 MHz. The LMX2541 is a monolithic integrated circuit, fabricated in a proprietary BiCMOS process. Device programming is facilitated using a three-wire MICROWIRE interface that can operate down to 1.6 volts. Supply voltage ranges from 3.15 to 3.45 volts. The LMX2541 is available in a 36 pin 6x6x0.8 mm Lead-Free Leadless Leadframe Package (LLP).

Device	VCO Frequency
LMX2541SQ2060E	1990 - 2240
LMX2541SQ2380E	2200 - 2530
LMX2541SQ2690E	2490 - 2865
LMX2541SQ3030E	2810 - 3230
LMX2541SQ3320E	3130 - 3600
LMX2541SQ3740E	3480 - 4000


#### **Features**

- Very Low RMS Noise and Spurs
  - -225 dBc/Hz Normalized PLL Phase Noise
  - Integrated RMS Noise (100 Hz 20 MHz)
    - 2 mrad (100 Hz 20 MHz) at 2.1 GHz
    - 3.5 mrad (100 Hz 20 MHz) at 3.5 GHz
  - Ultra Low-Noise Integrated VCO
- External VCO Option (Internal VCO Bypassed)
- VCO Frequency Divider 1 to 63 (all values)
- Programmable Output Power
- Up to 104 MHz Phase Detector Frequency
- Integrated Low-Noise LDOs
- Programmable Charge Pump Output
- Partially Integrated Loop Filter
- Digital Frequency Shift Keying (FSK) Modulation Pin
- Integrated Reference Crystal Oscillator Circuit
- Hardware and Software Power Down
- FastLock Mode and VCO-Based Cycle Slip Reduction
- Analog and Digital Lock Detect
- 1.6 V Logic Compatibility

#### **Target Applications**

- Wireless Infrastructure (UMTS, LTE, WiMax)
- Broadband Wireless
- Wireless Meter Reading
- Test and Measurement

#### **System Diagram**



#### **LMX2541 Frequency Coverage**

VCO	206	60E	238	30E	269	90E	303	30E	332	20E	374	10E
_DIV	Start	Stop										
1	1990.0	2240.0	2200.0	2530.0	2490.0	2865.0	2810.0	3230.0	3130.0	3600.0	3480.0	4000.0
2	995.0	1120.0	1100.0	1265.0	1245.0	1432.5	1405.0	1615.0	1565.0	1800.0	1740.0	2000.0
3	663.3	746.7	733.3	843.3	830.0	955.0	936.7	1076.7	1043.3	1200.0	1160.0	1333.3
4	497.5	560.0	550.0	632.5	622.5	716.3	702.5	807.5	782.5	900.0	870.0	1000.0
5	398.0	448.0	440.0	506.0	498.0	573.0	562.0	646.0	626.0	720.0	696.0	800.0
6	331.7	373.3	366.7	421.7	415.0	477.5	468.3	538.3	521.7	600.0	580.0	666.7
7	284.3	320.0	314.3	361.4	355.7	409.3	401.4	461.4	447.1	514.3	497.1	571.4
8	248.8	280.0	275.0	316.3	311.3	358.1	351.3	403.8	391.3	450.0	435.0	500.0
								:				
63	31.6	35.6	34.9	40.2	39.5	45.5	44.6	51.3	49.7	57.1	55.2	63.5

All devices have continuous frequency coverage below a divide value of 8 (7 for most devices) down to their minimum frequency achievable with divide by 63. The numbers in bold show the upper end of this minimum continuous frequency range. For instance, the LMX2541SQ3740E option offers

continuous frequency coverage from 55.2 MHz to 571.4 MHz and LMX2541SQ2060E offers continuous frequency coverage from 31.6 MHz to 280 MHz. If using the part in External VCO mode, all parts have roughly the same performance and any option will do.

#### Determining the Best Frequency Option of the LMX2541 to Use

When there are multiple devices that can satisfy the frequency requirement, performance characteristics can sometimes be used to make a decision. Consider the following example of where an output frequency of 1200 to 1250 MHz is desired with a channel spacing of 100 kHz. From the frequency table,


the LMX2541SQ2380E could be used with with a divide value of 2, or the LMX2541SQ3740E option could be used with a divide value of 3. This raises the question: Which one has better performance? The following table is helpful in comparing the performance.

Performance Characteristic	What Makes it Better	Why
Fractional Spurs and Fraction Noise	Larger Value of VCO_DIV	Fractional spurs at the VCO are independent of VCO frequency, but when the VCO frequency is divided down by a factor of VCO_DIV, the fractional spurs improve by a factor of 20-log (VCO_DIV). Also, the fractional channel spacing can be made wider at the VCO, which makes the fractional spurs farther from the carrier.  The fractional noise of the modulator is divided down in a similar way as fractional spurs. In applications where this is dominant, this larger division can have an impact. Consult the applications section for more information on the fractional phase noise.
VCO Phase Noise	Operating in the lower frequency range of the VCO	At the lower end of the tuning range, the VCO phase noise is less because the tuning gain is less. This provides better phase noise, even accounting for the difference in frequency.


Considering the fractional spurs and phase noise, the channel spacing at the 2380E VCO would be 200 kHz. When this is divided by two, the offset of these spurs does not change and the spurs at the VCO output would be reduced by a factor of 20·log(2) = 6 dB. The channel spacing at the 3740E VCO would be 300 kHz and these spurs would be reduced by a factor of 20·log(3) = 9.5 dB. So the spurs of the 3740E option would probably be better by virtue of the fact that they are farther from the carrier and easier to filter and also that they are divided down more by the VCO divider. The fractional phase noise would also be (9.5 - 6) = 3.5 dB better by the same reasoning.

Now consider the VCO phase noise. For the 3740E option, 1200 - 1250 MHz corresponds to a VCO frequency of 3600 - 3750 MHz, which is closer to the lower end of the tuning range for this device. For the 2380E option, this would correspond to 2400 - 2500 MHz, which is closer to the higher end of the tuning range.. To verify this, take the phase noise numbers from the electrical specifications, extrapolate them to the actual frequencies, and then subtract a factor of 20-log (VCO\_DIV). For the 2380E option, this works out to -116 dBc/Hz at 1200 MHz and -115.4 dBc/Hz at 1250 MHz. For the 3740E option, this works out to -117.4 dBc/Hz at 1200 MHz and -116.9 dBc/Hz at 1250 MHz.

#### **Functional Block Diagram**



#### **Connection Diagram**



## **Pin Descriptions**

Pin #	Name	Туре	Description
0	GND	GND	The DAP pad must be grounded.
1	GND	GND	
2	VregRFout	LDO Output	LDO Output for RF output buffer.
3	VccRFout	Supply (LDO Input)	Supply for the RF output buffer.
4	L1	NC	Do not connect this pin.
5	Lmid	NC	Do not connect this pin.
6	L2	NC	Do not connect this pin.
7	VccVCO	Supply (LDO Input)	Supply for the VCO.
8	VregVCO	LDO Output	LDO Output for VCO
9	VrefVCO	LDO Bypass	LDO Bypass
10	GND	GND	
11	CE	CMOS	Chip Enable. The device needs to be programmed for this pin to properly power down the device.
12	ExtVCOin	RF Input	Optional input for use with an external VCO.  This pin should be AC coupled if used or left open if not used.
13	VccPLL1	Supply	Power supply for PLL.
14	VccCP1	Supply	Power supply for PLL charge pump.
15	Vtune	High-Z Input	Tuning voltage input to the VCO.
16	CPout	Output	Charge pump output.
17	FLout	Output	Fastlock output.
18	VccCP2	Supply	Power supply for PLL charge pump.
19	VccPLL2	Supply	Power supply for PLL.
20	Ftest/LD	Output	Software controllable multiplexed CMOS output. Can be used to monitor PLL lock condition.
21	OSCin	High-Z Input	Oscillator input signal. If not being used with an external crystal, this input should be AC coupled.
22	OSCin*	High-Z Input	Complementary oscillator input signal. Can also be used with an external crystal. If not being used with an external crystal, this input should be AC coupled.
23	VccOSCin	Supply	Supply for the OSCin buffer.
24	RFoutEN	Input	Software programmable output enable pin.
25	VccFRAC	Supply (LDO Input)	Power Supply for the PLL fractional circuitry.
26	VregFRAC	LDO Output	Regulated power supply used for the fractional delta-sigma circuitry.
27	GND	GND	
28	VccDig	Supply	Supply for digital circuitry, such the MICROWIRE.
29	VccBias	Supply	Supply for Bias circuitry that is for the whole chip.
30	Bypass	Bypass	Put a cap to the VccBias pin.
31	VccDiv	Supply	Supply for the output divider
32	DATA	High-Z Input	MICROWIRE serial data input. High impedance CMOS input.
33	CLK	High-Z Input	MICROWIRE clock input. High impedance CMOS input. This pin is used for the digital FSK modulation feature.
34	LE	High-Z Input	MICROWIRE Latch Enable input. High impedance CMOS input.
35	NC	NC	No connect.
36	RFout	RF Output	RF output. Must be AC coupled if used.
	1	1	The state of the s

#### Absolute Maximum Ratings (Note 1, Note 2, Note 3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Parameter	Symbol	Ratings	Units
Power Supply Voltage	Vcc	-0.3 to 3.6	V
Input Voltage to pins other than Vcc Pins (Note 4)	V <sub>IN</sub>	-0.3 to (Vcc+0.3)	V <sub>IN</sub>
Storage Temperature Range	T <sub>STG</sub>	-65 to 150	°C
Lead Temperature (solder 4 sec.)	T <sub>L</sub>	+ 260	°C

#### **Recommended Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Units
Power Supply Voltage (All Vcc Pins)	Vcc	3.15	3.3	3.45	V
Ambient Temperature	T <sub>A</sub>	-40		+85	°C

**Note 1:** "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only to for the test conditions listed.

Note 2: This device is has a ESD rating of ≥ 2500 V Human Body Model (HBM), ≥ 1750 V Charged Device Model (CDM), and ≥400 V Machine Model (MM). It should only be assembled and handled in ESD-free workstations.

**Note 3:** Stresses in excess of the absolute maximum ratings can cause permanent or latent damage to the device. These are absolute stress ratings only. Functional operation of the device is only implied at these or any other conditions in excess of those given in the

Note 4: Never to exceed 3.6 V.

#### **Package Thermal Resistance**

Package	$\theta_{JA}$	$\theta_{JC}$
9 Thermal Vias (Recommended for Most Reliable Solderability)	31.7 °C/W	7.3 °C/W
13 Thermal Vias (Compromise Between Solderability, Heat Dissipation, and Fractional Spurs)	30.3 °C/W	7.3 °C/W
16 Thermal Vias (Recommended for Optimal Heat Dissipation and Fractional Spurs)	29.8 °C/W	7.3 °C/W

**Electrical Characteristics** (3.15 V  $\leq$  V<sub>CC</sub>  $\leq$  3.45 V, -40°C  $\leq$  T<sub>A</sub>  $\leq$  85 °C; except as specified. Typical values are at Vcc = 3.3 V, 25 C.)

Symbol	Parameter		Conditions		Min	Тур	Max	Units
			Consumption					
	Entire Chip Supply Current with		VCO_DIV>1			170	204	
I <sub>CC</sub>	all blocks enabled	Mode ( <i>Note 5</i> )	VCO_DIV=1			130	156	mA
I <sub>PLL</sub>	Current for External VCO Mode	RFoutEN = L	.OW			72	94	mA
I <sub>DIV</sub>	Current for Divider Only Mode		VCO_DIV >1 ault Power Mo ( <i>Note 5</i> )	de		84	110	mA
I <sub>CC</sub> PD	Power Down Current	CE = 0	V, Device Initi	alized		100	250	μA
	0	scillator (Normal Mo	de Operation	with XO=0)				
I <sub>IH</sub> OSC in	Oscillator Input High Current for OSCin and OSCin*		V <sub>IH</sub> = 2.75 V				300	μΑ
I <sub>IL</sub> OSCin	Oscillator Input Low Current for OSCin and OSCin* pins		V <sub>IL</sub> = 0		-100			μΑ
	OSCin Francisco Banco	1	OSC_2X = 1		5		52	
${\rm f}_{\rm OSCin}$	OSCin Frequency Range (Note 7)	OSC_2X =		MODE = 0	5		700	MHz
	(14010 1)		. 5	MODE = 1	5		900	
$dv_{OSCin}$	Slew Rate		(Note 7)		150			V/µs
V	Oscillator Sensitivity	dv <sub>OSCin</sub> ≥ 150	V/ue	Single-Ended	0.2		2.0	Vpp
V <sub>OSCin</sub>	Oscillator Gensitivity			Differential	0.4		3.1	<b>V</b> PP
		Oscillator (Cryst		XO=1)				
f <sub>XTAL</sub>	Crystal Frequency Range		$V_{IH} = 2.75 \text{ V}$		5		20	MHz
ESR <sub>XTAL</sub>	Crystal Equivalent Series Resistance	This a requirement for the crystal, not a characteristic of the LMX2541.				100	Ω	
$P_{XTAL}$	Power Dissipation in Crystal	This requirement is for the crystal, not a characteristic of the LMX2541.			200		μW	
C <sub>OSCin</sub>	Input Capacitance of OSCin					6		pF
			PLL					
f <sub>PD</sub>	Phase Detector Frequency						104	MHz
			CPG = 1X			100		
	Charge Dump		CPG = 2X			200		
$I_{CPout}$	Charge Pump Output Current Magnitude		CPG = 3X		] '	300		μΑ
	Salpai Sanoni Magnitude				_			
			CPG=32X			3200		
I <sub>CPout</sub> TRI	CP TRI-STATE Current		< V <sub>CPout</sub> < Vcc			1	5	nA
I <sub>CPout</sub> MM	Charge Pump Sink vs. Source Mismatch	V	$C_{CPout} = V_{CC} / 2$ $T_{A} = 25^{\circ}C$			3	10	%
I <sub>CPout</sub> V	Charge Pump Current vs. CP Voltage Variation	$0.4 \text{ V} < \text{V}_{\text{CPout}} < \text{Vcc} - 0.4$ $T_{\text{A}} = 25^{\circ}\text{C}$			4		%	
I <sub>CPout</sub> T	CP Current vs. Temperature Variation	V	<sub>CPout</sub> = Vcc / 2			8		%
	Normalized PLL 1/f Noise		CPG = 1X			-116		dD-/'
LN(f)	LN <sub>PLL_flicker</sub> (10 kHz)		CPG = 32X		<u> </u>	-124.5		dBc/F
(Note 8)	Normalized PLL Noise Floor		CPG = 1X			-220.8		
	LN <sub>PLL_flat(1 Hz)</sub>		CPG = 32X		7 '	-225.4		dBc/F
, RFout Buffer Enabled and VCO_DIV > 1 400			4000					
f <sub>ExtVCOin</sub>	PLL Input Frequency	RFout Buffer I	Enabled and V	'CO_DIV > 1	400		4000	MHz

Symbol	Parameter	Conditions		Min	Тур	Max	Units
	PLL Input Sensitivity	f <sub>ExtVCOin</sub> ≤ 4 GH:	Z	-15		10	
p <sub>ExtVCOin</sub>	(( <i>Note 7</i> ) applies to Max Limit Only)	f <sub>ExtVCOin</sub> > 4 GHz				10	dBm
	•	VCO Specifications		•	•	•	
			2060E	1990		2240	
			2380E	2200		2530	
f	Internal VCO Fraguency Banga	Mode = Full Chip Mode This is the frequency before the	2690E	2490		2865	MHz
$f_{VCO}$	Internal VCO Frequency Range	VCO divider.	3030E	2810		3230	IVIITZ
		voo aividoi.	3320E	3130		3600	300
			3740E	3480		4000	
ΔT <sub>CL</sub>	Maximum Allowable Temperature Drift for Continuous Lock	(Note 7),(Note 9	)	125			°C
			2060E		3.5		
		<u></u>	2380E		2.8		
<b>.</b>	RF Output Power	Maximum Frequency	2690E		1.6		طD
P <sub>RFout</sub>	(Note 6)	Default Power Mode VCO_DIV=1	3030E		1.2		dBm
		VCO_DIV=1	3320E		0.2		1
			3740E		- 0.3		
		Fixed Temperature with 100 MHz fi	Fixed frequency with a change over the entire				
ΔP <sub>RFout</sub>	Change in Output Power	Fixed frequency with a change temperature rang					
		The lower number in the range	2060E		13 - 23		
		applies when the VCO is at its	2380E		16 - 30		
		lowest frequency and the higher	2690E		17 - 32		MHz/V
$K_{Vtune}$	Fine Tuning Sensitivity	number applies when the VCO is 3030	3030E		20 - 37		
· tano	-	at its highest frequency. A linear approximation can be used for	3320E		21 - 37		
		frequencies between these two cases.	3740E		24 - 42		
	0	Default Power Mode	VCO_DIV = 2		-20		
HS <sub>RFout</sub>	Second Harmonic (Note 12)	( <i>Note 5</i> ) 50 Ω Load	VCO_DIV = 3		-20		dBc
	Duty Cycle Error	Default Power Mode	VCO_DIV = 2		3		
DE <sub>RFout</sub>	(Note 12)	( <i>Note 5</i> ) 50 Ω Load	VCO_DIV = 3		3		%
PSH <sub>VCO</sub>	VCO Frequency Pushing	$C_{VregVCO} = 4.7 \mu F, Operation C_{VregVCO}$	en Loop		600		kHz/V
DI II	VCO Fraguency Bulling	VSWR 1.7 to 1	VCO_DIV = 1		±800		<sub>b</sub> ⊔¬
PUL <sub>VCO</sub>	VCO Frequency Pulling	(6 dB Pad)	VCO_DIV > 1		±60		kHz
		Integration Bandwidth	2060E		1.6		
		= 100 Hz to 20 MHz	2380E		1.8		
		Middle VCO Frequency	2690E		2.1		
$\sigma_\Phi$	RMS Phase Error	100 MHz Wenzel Crystal	3030E		2.1		mRad
		Reference Integer Mode	3320E		2.3		
		Optimized Loop Bandwidth	3740E		2.6		

7

Symbol	Parameter		Conditions	Min	Тур	Max	Units		
,		VCO Phase N	Noise (Note 10)	•	,				
			10 kHz Offset		-89.7				
		f <sub>RFout</sub> =	100 kHz Offset		-113.7				
		Min VCO	1 MHz Offset		-134.9				
		Frequency	10 MHz Offset		-155.4	,			
	Phase Noise		20 MHz Offset		-160.3	,			
L(f) <sub>Fout</sub>	f <sub>RFout</sub> =	2060E	2060E		10 kHz Offset		-86.5		dBc/H
		for	100 kHz Offset		-111.4				
		Max VCO	1 MHz Offset		-132.8	,			
		Frequency	10 MHz Offset		-153.4				
		20 MHz Offset		-158.5					
			10 kHz Offset		-87.9				
		f <sub>RFout</sub> =	100 kHz Offset		-112.7				
	Min VCO	1 MHz Offset		-133.8					
		Frequency	10 MHz Offset		-154.2				
	Phase Noise		20 MHz Offset		-159.5	,			
L(f) <sub>Fout</sub> 2380E		10 kHz Offset		-83.4		dBc/H			
		f <sub>RFout</sub> =	100 kHz Offset		-109.1				
		Max VCO	1 MHz Offset		-130.8				
		Frequency	10 MHz Offset		-151.8	,			
				20 MHz Offset		-157.5			
			10 kHz Offset		-86.9				
		f <sub>RFout</sub> =	100 kHz Offset		-111.8				
		Min VCO	1 MHz Offset	_	-133.3				
		Frequency	10 MHz Offset	_	-154.2				
	Phase Noise		20 MHz Offset		-159.4				
L(f) <sub>Fout</sub>	2690E		10 kHz Offset		-82.3		dBc/H		
		f <sub>RFout</sub> =	100 kHz Offset	<del> </del>	-108.4				
		Max VCO	1 MHz Offset	_	-130.3	1			
		Frequency	10 MHz Offset		-151.1	,			
			20 MHz Offset		-156.7	,			
			10 kHz Offset		-86.1				
		f <sub></sub> -	100 kHz Offset		-110.5				
		f <sub>RFout</sub> = Min VCO	1 MHz Offset		-132.0				
		Frequency	10 MHz Offset		-152.2				
	Phase Noise	' '	20 MHz Offset	$\overline{}$	-157.1				
L(f) <sub>Fout</sub>	3030E		10 kHz Offset		-82.2		dBc/H		
	<del>-</del>	<sub>f</sub> _	100 kHz Offset		-107.7				
		f <sub>RFout</sub> = Max VCO	1 MHz Offset		-129.4				
		Frequency	10 MHz Offset	_	-150.5				
			20 MHz Offset		-156.1				

Symbol	Parameter		Conditions	Min	Тур	Max	Units
			10 kHz Offset		-84.1		
		f <sub>RFout</sub> =	100 kHz Offset		-109.1		
	Min VCO	1 MHz Offset		-130.7			
		Frequency	10 MHz Offset		-151.6		
I (f)	Phase Noise		20 MHz Offset		-156.9		dBc/Hz
L(f) <sub>Fout</sub>	3320E		10 kHz Offset		-82.0		ubc/nz
		f <sub>RFout</sub> =	100 kHz Offset		-107.0		
		Max VCO	1 MHz Offset		-128.5		
		Frequency	10 MHz Offset		-149.6		
			20 MHz Offset		-155.2		
			10 kHz Offset		-83.9		
		f <sub>RFout</sub> =	100 kHz Offset		-108.3		
		Min VCO	1 MHz Offset		-129.9		
		Frequency	10 MHz offset		-150.6		
I (f)	Phase Noise		20 MHz Offset		-156.5		dBc/Hz
L(f) <sub>Fout</sub> 3740E		10 kHz Offset		-81.6		ubc/nz	
		f <sub>RFout</sub> =	100 kHz Offset		-106.5		
		Max VCO	1 MHz Offset		-127.7		
		Frequency	10 MHz Offset		-148.6		
			20 MHz Offset		-154.2		

Symbol	Parameter	Conditions	Min	Тур	Max	Units
	Digital Int	erface (DATA, CLK, LE, CE, Ftest/LD, FLout,RFout	EN)	•	,,	
V <sub>IH</sub>	High-Level Input Voltage		1.6		Vcc	V
V <sub>IL</sub>	Low-Level Input Voltage				0.4	V
I <sub>IH</sub>	High-Level Input Current	V <sub>IH</sub> = 1.75, XO = 0	-5		5	μΑ
I <sub>IL</sub>	Low-Level Input Current	$V_{IL} = 0 V$ , $XO = 0$	-5		5	μΑ
V <sub>OH</sub>	High-Level Output Voltage	I <sub>OH</sub> = 500 μA	2.0			V
V <sub>OL</sub>	Low-Level Output Voltage	I <sub>OL</sub> = -500 μA		0.0	0.4	V
I <sub>Leak</sub>	Leakage Current	Ftest/LD and FLout Pins Only	-5		5	μΑ
		MICROWIRE Timing				
$t_{CE}$	Clock to Enable Low Time	See Data Input Timing	25			ns
t <sub>CS</sub>	Data to Clock Set Up Time	See Data Input Timing	25			ns
t <sub>CH</sub>	Data to Clock Hold Time	See Data Input Timing	20			ns
t <sub>CWH</sub>	Clock Pulse Width High	See Data Input Timing	25			ns
t <sub>CWL</sub>	Clock Pulse Width Low	See Data Input Timing	25			ns
t <sub>CES</sub>	Enable to Clock Set Up Time	See Data Input Timing	25			ns
t <sub>EWH</sub>	Enable Pulse Width High	See Data Input Timing	25			ns

**Note 5:** The LMX2541 RFout power level is programmable with the program words of VCOGAIN, OUTTERM, and DIVGAIN. Changing these words can change the output power of the VCO as well as the current consumption of the output buffer. For the purpose of consistency in electrical specifications, "Default Power Mode" is defined to be the settings of VCOGAIN = OUTTERM = DIVGAIN = 12.

**Note 6:** The measurement of the output power is sensitive to the test circuit. All the numbers in the electrical specifications and typical performance curves were obtained from a characterization setup that accommodated temperature testing and changing of parts. In a more optimized setup the measured RF output power is typically on the order of 1.5 to 2.4 dB higher.

Note 7: Not tested in production. Guaranteed by characterization. OSCin is tested only to 400 MHz.

Note 8: Consult the applications section for more details on these parameters.


Note 9: Maximum Allowable Temperature Drift for Continuous Lock is how far the temperature can drift in either direction from the value it was at the time that the R0 register was last programmed, and still have the device stay in lock. The action of programming the R0 register, even to the same value, activates a frequency calibration routine. This implies that the device will work over the entire frequency range, but if the temperature drifts more than the maximum allowable drift for continuous lock, then it will be necessary to reload the R0 register to ensure that it stays in lock. Regardless of what temperature the device was initially programmed at, the temperature can never drift outside the frequency range of -40°C ≤T<sub>A</sub>≤ 85°C without violating specifications.

Note 10: The VCO phase noise is measured assuming that the loop bandwidth is sufficiently narrow that the VCO noise dominates. The phase noise is measured with AC\_TEMP\_COMP = 5 and the device is reloaded at each test frequency. The typical performance characteristics section shows how the VCO phase noise varies over temperature and frequency.

Note 11: See Typical Performance Characteristics for more information.

Note 12: The duty cycle error (DE) and second harmonic (HS) are theoretically related by the equation HS = 10-logl 2TT-DE | - 6 dB. A square wave with 3% duty cycle theoretically has a second harmonic of -20 dBc.

#### **Serial Data Timing Diagram**




There are several other considerations for programming:

- The DATA is clocked into a shift register on each rising edge of the CLK signal. On the rising edge of the LE signal, the data is sent from the shift registers to an actual counter.
- A slew rate of at least 30 V/µs is recommended for the CLK, DATA, and LE signals.
- · After the programming is complete, the CLK, DATA, and LE signals should be returned to a low state.
- When using the part in Full Chip Mode with the Integrated VCO, LE should be kept high no more than 1 us after the programming of the R0 register. Failure to do so may interfere with the digital VCO calibration.
- If the CLK and DATA lines are toggled while the in VCO is in lock, as is sometimes the case when these lines are shared with other parts, the phase noise may be degraded during the time of this programming.

### **Typical Performance Characteristics (Not Guaranteed)**

#### LMX2541SQ3740E Raw Phase Noise Measurement




30073307

The above plot demonstrates the PLL phase noise of the LMX2541SQ3700E operating at 3700 MHz output frequency, phase detector frequency of 100 MHz, and charge pump gain of 32X. The loop bandwidth was made as wide as possible to fully expose the PLL phase noise and reference source was a 100 MHz Wenzel crystal. This measurement was done in integer mode. To better understand the impact of using fractional mode, consult the applications section.

The measured noise is the sum of the PLL 1/f noise and noise floor. At offsets below 1 kHz, the PLL 1/f noise dominates and changes at a rate of 10 dB/decade. The noise at 1 kHz is dominated by this 1/f noise and has a value of -103 dBc/Hz. In the 100 - 200 kHz offset range, the noise is -113.7 dBc/Hz and is dominated by the PLL noise floor. It can be shown that if the effects of the loop filter peaking and the 1/f noise are subtracted away from this measurement, it would be about 0.6 dB better.

If the phase detector frequency is changed with the VCO frequency held constant, the PLL noise floor will change, but the 1/f noise will remain the same. If the VCO frequency is changed, both the 1/f noise and PLL noise floor change at a rate of 20 dB/decade.


#### LMX2541SQ2690 System Phase Noise



30073327

For this plot, a third order modulator with dithering disabled was used with a fractional denominator of 500000. The charge pump gain was 32X and the loop filter components were C1 = 2.2 nF, C2 = 22 nF, R2 = 470  $\Omega$ . The internal loop filter components were C3\_LF = 20 pF, C4\_LF = 100 pF, R3\_LF = 1 k $\Omega$ , R4\_LF = 200  $\Omega$ . The VCO frequency is 2720.1 MHz. The OSCin signal was a 500 MHz differential LVPECL output of the LMK04033.


#### LMX2541SQ3320E System Phase Noise



30073328

For this plot, a third order modulator with dithering disabled was used with a fractional denominator of 500000. The charge pump gain was 32X and the loop filter components were C1 = 2.2 nF, C2 = 22 nF, R2 = 470  $\Omega$ . The internal loop filter components were C3\_LF = 20 pF, C4\_LF = 100 pF, R3\_LF = 1 k $\Omega$ , R4\_LF = 200  $\Omega$ . The VCO frequency is 3320.1 MHz. The OSCin signal was a 500 MHz differential LVPECL output of the LMK04033.


#### LMX2541SQ3740E System Phase Noise



30073329

For this plot, a third order modulator with dithering disabled was used with a fractional denominator of 500000. The charge pump gain was 32X and the loop filter components were C1 = 2.2 nF, C2 = 22 nF, R2 = 470  $\Omega$ . The internal loop filter components were C3\_LF = 20 pF, C4\_LF = 100 pF, R3\_LF = 1 k $\Omega$ , R4\_LF = 200  $\Omega$ . The VCO frequency is 3840.2 MHz, but the VCO Divider is set to two, so the RFout frequency is 1720.1 MHz. The OSCin signal was a 500 MHz differential LVPECL output of the LMK04033.

## Divider Noise Floor vs. Divider Value ( $f_{VCO} = 3700 \text{ MHz}$ , Various values for VCO\_DIV)



30073326


When the divider is engaged (VCO\_DIV >0), then the entire system phase noise is reduced by a factor of 20 × log(VCO\_DIV). However, the noise floor of the divider will also add to this noise as is visible at far offsets. Note that the noise floor for Bypass mode is lower because the VCO divider is not engaged.

# Divider Noise Floor vs. Frequency -146 -150 -154 -162 10 100 FREQUENCY (MHz)


30073313

Provided the VCO divider is not bypassed, the actual value of it does not impact the divider noise floor; it is the frequency at the RFout pin that impacts the divider noise floor. The above plot shows how this noise floor changes as a function of the frequency of the RFout pin.

## PLL Normalized Noise Floor vs. OSCin Slew Rate $(K_{PD} = 32X)$




PLL Normalized Noise Floor vs. Charge Pump Gain (Slew Rate = 2000 V/μs)




30073346

## PLL Normalized 1/f Noise vs. OSCin Slew Rate $(K_{PD} = 32X)$




20072200

PLL Normalized 1/f Noise vs. Charge Pump Gain (Slew Rate = 2000 V/µs)



30073347

# VCO Phase Noise Degradation vs. Temperature and Offset (VCO Relocked at Each Temperature Vcc = 3.3 V, AC\_TEMP\_COMP = 5)




30073312


The above plot shows how much the VCO phase noise typically change over temperature relative to room temperature. The typical values for represent an average over all frequencies and part options and therefore there are some small variations over part options and frequencies that are not shown .VCO phase noise numbers room temperature are reported in the electrical specifications. A negative value indicates a phase noise improvement.

# Relative VCO Phase Noise Over Temperature Drift (AC\_TEMP\_COMP = 24, Vcc = 3.3 V)

Temp	erature	Phase Noise Change in Celsius for Various Offsets						
Lock	Current	10 kHz	100 kHz	1 MHz	10 MHz	20 MHz		
-40	-40	+0.4	-2.0	-1.6	-1.8	-1.6		
-40	25	+0.3	+0.5	+0.5	+0.5	+0.4		
-40	85	+0.9	+2.0	+2.4	+2.5	+2.3		
25	-40	+0.2	-2.2	-1.7	-2.0	-1.8		
25	25	This is the	default condition to	o which these othe	er numbers are nor	malized to.		
25	85	+0.6	+1.5	+2.0	+2.0	+1.9		
85	-40	+0.2	-2.2	-1.7	-1.9	-1.8		
85	25	+0.2	+0.2	+0.3	+0.2	+0.2		
85	85	+0.6	+1.8	+2.2	+2.3	+2.1		


The above table shows the typical degradation for VCO phase noise when the VCO is locked at one temperature and the temperature is allowed to drift to another temperature. A negative value indicates a phase noise improvement.






Output Power vs. OUTTERM and FREQUENCY (VCO\_DIV = 1,  $T_A$  = 25 °C, Vcc = 3.3 V, VCOGAIN = 12 (*Note 6*) )


30073316



Output Power vs. Temperature (VCO\_DIV = 1, VCOGAIN = 12, OUTTERM = 12, Vcc = 3.3 V (Note 6))




Output Power vs. VCOGAIN and FREQUENCY (VCO\_DIV = 1, T<sub>A</sub> = 25 °C, Vcc = 3.3 V, OUTTERM = 12 (*Note 6*) )




The above plots show the trends in output power as a function of temperature, voltage, and frequency. For states where VCOGAIN and OUTTERM are not 12, the table below shows how the output power is modified based on these programmable settings.


## **CHANGE** in Output Power in Bypass Mode as a Function of VCOGAIN and OUTTERM


			VCOGAIN						
		3	6	9	12	15			
	3	-9.7	-8.4	-7.9	-7.8	-7.9			
Σ	6	-6.6	-4.5	-3.6	-3.4	-3.6			
<u> </u>	9	-5.7	-3.1	-1.7	-1.3	-1.3			
ГЛO	12	-5.4	-2.5	-0.8	+0.0	+0.1			
	15	-5.3	-2.2	-0.3	+0.8	+1.1			






Output Power vs. OUTTERM and FREQUENCY (VCO\_DIV > 1,  $T_A = 25$  °C, Vcc = 3.3 V, DIVGAIN = 12 (*Note 6*) )






Output Power vs. DIVGAIN and FREQUENCY (Note 6)(VCO\_DIV > 1,  $T_A = 25$  °C, Vcc = 3.3 V, OUTTERM = 12)



The table below shows the RELATIVE output power to the case of VCOGAIN = OUTTERM = 12.

## **CHANGE** in Output Power in Divided Mode as a Function of DIVGAIN and OUTTERM

			DIVGAIN					
		3	6	9	12	15		
	3	-10.2	-6.1	-5.7	-5.5	-5.5		
Z Z	6	-9.8	-4.4	-2.4	-2.1	-2.0		
"	9	-9.8	-4.3	-1.5	-0.7	-0.5		
<u> </u>	12	-9.9	-4.3	-1.4	+0.0	+0.2		
	15	-9.9	-4.4	-1.4	+0.3	+0.7		



The impedance of the RFout pin varies as a function of frequency, VCO\_DIV, OUTTERM, VCOGAIN, DIVGAIN, and frequency. When in bypass mode (VCO\_DIV = 1), the DIVGAIN word has no impact on the output impedance. When in divided mode (VCO\_DIV>1), the VCOGAIN has no impact on the output impedance. The above graphic shows how the input impedance varies as a function of frequency for both the bypass and divided cases.

# RFout Output Impedance vs. VCOGAIN (Bypass Mode) This is for the VCO divider in bypass mode (VCO\_DIV=1) and the RFout pin powered up. OUTTERM was set to 12.

Freq.	vcog	AIN=3	vcoc	AIN=6	VCOG	AIN=9	VCOG	AIN=12	VCOG	AIN=15
(MHz)	Real	Imaginary								
50	3.8	2.1	5.5	1.9	7.3	1.8	9.5	1.7	10.1	1.7
100	4.8	4.1	6.1	3.9	7.8	3.7	9.8	3.6	10.3	3.6
200	5.4	5.7	6.8	6.0	8.7	6.3	10.9	6.5	11.4	6.6
400	5.5	9.4	7.5	10.0	9.8	10.6	12.4	11.0	13.1	11.0
600	5.8	15.1	8.1	15.4	10.7	15.7	13.7	15.7	14.5	15.6
800	7.0	20.7	9.6	20.8	12.6	20.8	15.8	20.3	16.7	20.1
1000	9.2	26.3	12.1	26.1	15.4	25.6	19.0	24.6	19.8	24.1
1200	10.7	28.6	13.4	27.9	16.3	26.9	19.3	25.5	20.0	25.0
1400	12.2	30.9	14.7	29.7	17.1	28.2	19.7	26.4	20.2	25.9
1600	13.7	33.2	15.9	31.5	18.0	29.5	20.1	27.4	20.5	26.8
1800	15.2	35.5	17.2	33.3	18.8	30.8	20.5	28.3	20.7	27.7
2000	14.5	39.5	16.4	37.4	17.9	35.0	19.6	32.5	19.8	31.9
2200	15.6	42.9	17.4	40.7	18.7	38.2	20.3	35.6	20.4	35.0
2400	14.2	47.6	16.0	45.3	17.4	42.8	19.0	40.1	19.2	39.4
2600	12.2	51.3	14.1	48.7	15.6	46.5	17.2	43.5	17.3	42.5
2800	11.5	57.9	13.7	55.3	15.3	52.4	17.0	49.0	17.1	48.3
3000	10.6	67.1	13.1	64.0	14.8	60.5	16.3	56.5	16.4	55.7
3200	13.1	77.3	15.7	73.2	17.3	69.0	18.4	64.2	18.4	63.3
3400	17.6	88.1	20.0	82.8	21.1	77.4	21.7	71.8	21.5	70.8
3600	29.0	96.0	30.6	90.2	30.9	83.6	30.2	76.7	29.8	75.6
3800	38.2	99.4	38.0	94.4	36.4	87.3	34.1	80.5	33.4	79.4
4000	43.5	106.0	41.6	99.0	38.9	92.0	35.5	85.1	34.8	83.7
4200	48.0	119.3	45.9	109.8	43.1	101.9	37.2	94.2	36.0	93.0
4400	62.4	137.9	56.4	126.6	49.8	117.6	42.3	109.5	40.8	108.3
4600	87.0	149.4	76.0	138.1	65.4	129.5	54.3	122.2	52.3	121.2
4800	128.1	153.7	109.7	145.6	93.0	140.1	76.7	135.9	74.0	135.5
5000	168.1	134.7	145.4	135.5	124.9	138.0	105.4	141.1	102.4	141.9

# RFout Output Impedance vs. OUTTERM (Bypass Mode) The VCO divider was bypassed (VCO\_DIV = 1) and the RFout pin was enabled. The VCOGAIN word was set to 12.


Freq. (MHz)	OU	TTERM=3	OU	TTERM=6	OU	TTERM=9	OUT	TERM=12	TE	RM=15
Freq. (MID2)	Real	Imaginary	Real	Imaginary	Real	Imaginary	Real	Imaginary	Real	Imaginary
50	27.9	1.6	16.2	1.9	12.3	1.8	9.5	1.7	7.8	1.7
100	28.5	2.8	16.7	3.6	12.7	3.6	9.8	3.6	8.0	3.5
200	29.2	3.8	18.1	5.9	14.0	6.3	10.9	6.5	9.0	6.6
400	28.8	5.7	19.2	9.5	15.3	10.3	12.4	11.0	10.6	11.2
600	28.8	8.8	20.4	13.7	16.5	14.9	13.7	15.7	11.9	16.0
800	29.1	11.7	22.5	17.5	18.7	19.2	15.8	20.3	14.0	20.8
1000	28.6	13.4	22.8	19.2	19.3	21.2	16.5	22.5	14.6	23.1
1200	28.0	15.0	23.1	20.9	19.8	23.2	17.1	24.7	15.2	25.4
1400	27.5	16.7	23.3	22.7	20.4	25.2	17.7	26.9	15.8	27.7
1600	27.0	18.4	23.6	24.4	20.9	27.2	18.4	29.0	16.5	30.0
1800	26.4	20.1	23.9	26.1	21.4	29.2	19.0	31.2	17.1	32.3
2000	25.9	21.8	24.1	27.9	22.0	31.1	19.6	33.4	17.7	34.6
2200	25.3	23.5	24.4	29.6	22.5	33.1	20.3	35.6	18.3	36.9
2400	23.1	26.9	22.9	33.2	21.3	37.1	19.0	40.1	17.0	41.8
2600	20.1	29.3	20.5	35.4	19.3	39.6	17.2	42.9	15.1	44.9
2800	18.5	34.2	19.6	40.4	18.8	45.0	17.0	49.0	14.8	51.6
3000	16.6	40.6	18.1	46.9	17.8	51.9	16.3	56.5	14.3	59.7
3200	16.5	47.0	18.9	53.4	19.3	58.9	18.4	64.2	16.7	68.2
3400	17.1	53.8	20.4	60.1	21.8	65.8	21.7	71.8	20.4	76.6
3600	20.8	59.4	25.4	65.0	28.3	70.5	30.2	76.8	30.3	82.5
3800	22.0	64.9	27.3	69.7	31.1	74.6	34.1	80.5	35.4	86.1
4000	23.0	70.0	28.1	74.9	32.1	80.0	35.5	86.4	37.6	92.0
4200	23.7	77.9	28.6	82.8	32.8	87.7	37.0	94.2	39.9	100.9
4400	23.7	93.2	30.1	98.0	35.4	102.9	42.3	109.4	47.8	116.6
4600	27.3	107.4	36.6	112.0	44.8	116.3	54.3	122.2	62.6	128.9
4800	40.1	126.6	52.2	129.8	63.3	132.3	76.7	135.9	89.3	140.5
5000	61.4	142.8	76.2	143.3	89.5	142.3	105.5	141.0	121.0	140.5

# RFout Output Impedance vs. DIVGAIN (Divided Mode) This was done with RFout buffer powered up and with OUTTERM=12. VCO\_DIV was set to 50.

Eroa (MU-)	DIV	/GAIN=3	DIV	GAIN=6	DIV	GAIN=9	DIV	GAIN=12	DIVGAIN=15	
Freq. (MHz)	Real	Imaginary	Real	Imaginary	Real	Imaginary	Real	Imaginary	Real	Imaginary
50	3.2	2.2	3.6	2.1	5.8	2.0	13.9	1.9	22.3	1.6
100	4.5	4.1	4.6	4.0	6.6	3.8	14.7	3.2	23.2	2.3
200	5.7	5.3	6.4	5.7	7.0	5.9	15.0	4.7	23.0	2.7
400	5.0	9.2	5.6	9.4	7.7	9.5	15.6	7.7	22.8	4.4
600	5.2	14.6	5.7	14.6	7.8	14.6	15.9	12.1	22.2	7.9
800	6.0	20.2	6.5	20.2	8.7	20.2	16.9	16.5	22.3	11.4
1000	7.9	25.7	8.4	25.7	10.7	25.5	18.7	20.5	22.9	14.6
1200	11.0	29.9	11.6	30.0	13.9	29.5	21.4	23.1	24.3	16.8
1400	13.2	32.3	13.9	32.3	16.1	31.7	22.5	24.3	23.9	18.2
1600	14.2	34.4	15.0	34.3	17.1	33.5	22.5	25.8	23.1	20.1
1800	13.9	37.2	14.6	37.0	16.7	36.2	21.6	28.2	21.7	22.9
2000	13.5	41.1	14.3	40.9	16.4	39.9	20.9	31.4	20.6	26.4
2200	14.8	45.1	15.6	44.7	17.8	43.6	21.7	34.5	20.9	29.7
2400	14.1	49.4	14.9	49.0	17.1	47.7	20.4	38.1	19.3	33.5
2600	12.4	52.1	13.2	51.6	15.5	50.1	18.2	40.4	16.8	36.2
2800	11.8	59.3	12.5	58.7	15.0	56.8	17.0	46.2	15.3	42.0
3000	10.7	68.3	11.5	67.6	14.0	65.2	15.2	53.4	13.0	49.2
3200	13.1	78.6	14.0	77.6	16.7	74.5	16.5	61.1	13.8	56.9
3400	18.1	89.6	18.9	88.4	21.6	84.4	19.4	69.2	16.0	65.1
3600	29.2	98.6	29.8	96.9	31.9	91.6	26.1	75.4	21.7	71.6
3800	36.0	105.8	36.5	103.9	37.8	97.5	28.9	81.1	24.0	77.8
4000	43.6	101.4	43.7	99.5	43.7	92.9	32.3	78.8	27.1	76.3
4200	40.6	122.9	40.8	120.3	40.6	111.8	26.6	94.7	20.7	91.8
4400	63.6	143.0	62.9	139.6	59.9	128.6	37.8	111.4	30.0	109.2
4600	90.9	155.3	88.8	151.4	81.1	139.6	49.9	125.8	40.3	124.9
4800	135.8	159.1	131.2	155.7	116.3	145.5	73.7	142.1	61.7	144.0
5000	179.4	135.1	173.2	133.9	153.3	131.4	107.1	147.7	94.5	155.2


# RFout Output Impedance vs. OUTTERM (Divided Mode) This was done in divided mode (VCO\_DIV=50) with VCOGAIN=12.

Eros (MU=)	OU	TTERM=3	OU	TTERM=6	OU	TTERM=9	OUT	TERM=12	OUT	TERM=15
Freq.(MHz)	Real	Imaginary	Real	Imaginary	Real	Imaginary	Real	Imaginary	Real	Imaginary
50	44.1	-0.3	31.8	1.0	21.2	1.7	14.0	1.9	9.3	2.0
100	44.9	-2.2	32.8	0.7	22.1	2.5	14.8	3.2	10.0	3.5
200	43.2	-7.2	33.2	-1.2	23.3	2.8	16.1	4.7	11.3	5.6
400	33.2	-8.1	28.5	-1.5	21.9	4.5	15.7	7.7	11.2	9.1
600	28.0	-3.8	25.7	1.8	21.4	8.0	15.9	12.1	11.4	13.9
800	25.1	1.1	24.0	5.6	21.7	11.5	16.9	16.5	12.5	19.0
1000	23.7	5.8	23.3	9.6	22.4	14.7	18.7	20.5	14.6	23.8
1200	23.5	9.3	23.7	12.4	23.8	16.7	21.4	23.1	17.7	27.2
1400	22.6	12.3	22.9	14.8	23.5	18.1	22.5	24.3	19.5	28.9
1600	21.5	15.3	21.8	17.4	22.6	20.0	22.5	25.8	20.2	30.5
1800	20.2	18.8	20.5	20.7	21.3	22.8	21.6	28.2	19.7	33.0
2000	19.1	22.9	19.4	24.5	20.1	26.3	20.9	31.4	19.3	36.4
2200	19.4	26.4	19.7	28.0	20.5	29.6	21.7	34.5	20.6	39.8
2400	17.9	30.4	18.2	32.0	18.9	33.4	20.4	38.1	19.8	43.6
2600	15.7	33.3	15.9	34.9	16.5	36.1	18.2	40.4	17.9	45.7
2800	14.5	39.0	14.5	40.7	15.1	42.0	17.0	46.2	17.2	51.9
3000	12.7	46.1	12.6	47.9	12.9	49.2	15.2	53.4	15.8	59.5
3200	13.5	53.5	13.3	55.5	13.8	56.9	16.5	61.1	18.0	67.8
3400	15.5	61.3	15.4	63.5	15.9	65.0	19.4	69.2	22.0	76.5
3600	20.9	67.5	21.1	70.0	21.7	71.5	26.1	75.4	30.5	82.8
3800	22.7	73.3	23.1	76.0	23.9	77.6	28.9	81.1	34.7	88.2
4000	25.4	71.7	26.2	74.5	27.1	76.1	32.3	78.8	39.0	84.7
4200	19.0	86.1	19.8	89.5	20.7	91.4	26.6	94.7	34.6	101.8
4400	26.6	102.0	28.3	106.3	29.9	108.7	37.8	111.4	49.4	118.0
4600	34.9	116.4	37.8	121.5	40.1	124.1	49.8	125.9	65.3	130.6
4800	52.1	134.8	57.4	140.3	61.1	143.1	73.7	141.9	93.8	141.8
5000	78.5	147.4	87.4	152.0	93.3	154.0	107.2	148.0	129.0	138.6




The above chart shows the typical sensitivity for a sine wave. Note that at lower frequencies, there is a constant slope that suggests that the part fails when the slew rate falls below 27 V/us. The electrical specifications call for a minimum of 150 V/us to ensure margin. Also, as some of the other performance graphs show, the OSCin slew rate has an impact on fractional spurs and phase noise as well. It is recommended to design to the electrical specifications, not the typical performance plots.


Variation over voltage and temperature is typically very small and on the order than less  $\pm 1$  dB.



The above plot shows the ExtVCOin sensitivity which applies only when the device is being used in External VCO mode. Variation over voltage is typically very small and on the order of less than  $\pm$  1 dB.




	OSCin (Normal Mode)		OSCin (	XO Mode)	OSCin# (Normal Mode)		
Frequency (MHz)	Real	Imaginary	Real	Imaginary	Real	Imaginary	
1	3945.3	2261.6	9452.3	2182.1	3975.5	2287.0	
5	4846.0	-189.6	2397.9	-916.7	4890.1	-150.1	
10	4253.4	-1850.1	428.2	-1105.7	4297.4	-1886.7	
20	2295.3	-2366.9	248.4	-591.8	2288.6	-2383.8	
30	1290.0	-2087.0	187.1	-410.1	1304.3	-2079.1	
40	847.9	-1716.1	163.5	-313.3	855.5	-1718.0	
50	581.3	-1464.9	147.9	-257.1	590.7	-1471.6	
60	439.2	-1254.1	138.3	-219.0	449.4	-1264.2	
70	337.9	-1105.7	131.1	-192.0	349.0	-1115.4	
80	269.4	-983.6	127.0	-171.8	276.3	-989.1	
90	223.4	-869.9	119.7	-158.0	231.9	-876.2	
100	179.2	-776.8	114.5	-143.9	186.9	-783.9	
200	52.4	-379.8	93.9	-85.1	54.3	-382.5	
300	31.2	-247.0	80.9	-68.9	31.9	-247.4	
400	23.5	-181.7	72.3	-58.1	23.8	-180.5	
500	20.4	-140.5	65.1	-49.4	20.4	-138.4	
600	18.4	-110.2	58.1	-42.1	18.2	-107.6	
700	17.0	-88.0	51.9	-35.6	16.7	-85.3	
800	15.8	-71.2	47.4	-29.5	15.7	-68.4	
900	15.2	-57.6	43.6	-23.4	14.7	-56.3	
1000	15.1	-45.2	40.9	-17.2	14.3	-44.7	



Frequency	Real	Imaginary
100	627.9	-1532.3
200	193.8	-852.6
400	56.4	-434.5
600	31.3	-287.4
800	23.2	-212.9
1000	17.8	-167.0
1200	15.4	-134.9
1400	14.0	-111.4
1600	12.8	-93.7
1800	11.8	-79.5
2000	11.2	-67.5
2200	10.7	-57.4
2400	10.2	-48.6
2600	10.5	-42.0
2800	9.1	-35.5
3000	7.8	-29.0
3200	7.2	-23.4
3400	6.6	-18.3
3600	5.9	-13.3
3800	5.3	-8.5
4000	5.0	-3.7
4200	4.5	-1.4
4400	4.0	0.9
4600	3.5	3.1
4800	2.6	7.7
5000	5000 1.7 12.1	
6000	6000 0.9 26.7	
7000	2.3	51.9

#### **Bench Test Setups**

#### **CHARGE PUMP CURRENTS TEST SETUP**



The charge pump is tested in external VCO mode (MODE=1), although it is no external VCO hooked up. The CPout pin should be disconnected from the any external VCO tuning pin, external loop filter, and also the Vtune pin on the device. A signal is then applied to the OSCin pin to ensure that the R counter is oscillating. This signal does not have to be clean and the frequency is very critical. These currents at the CPout pin are typically measured with a semiconductor parameter analyzer.

#### **Charge Pump Current Measurements**

In order to test the TRI-STATE current, the CPT bit is set to one and the current is measured. Aside from having no other sources of leakage attached to this pin, it is also important that the board be well cleaned before doing this test. The temperature and voltage at the charge pump can then be varied and the resulting leakage current is then recorded. Typically, the leakage currents are worst at higher temperatures and higher charge pump voltages.

In order to test the source and sink currents, the CPT bit is set to active mode and the frequency is programmed to some-


thing much higher than can be achieved in order to force the charge pump to rail. The reason why this is necessary is that the duty cycle of the charge pump is not 100% unless it is forced against one of the rails. If the charge pump polarity bit (CPP) is set to positive, then the charge pump source current is measured. To measure the sink current, the CPT bit is set to negative. The part is then programmed and the charge pump will rail in one direction. The semiconductor parameter analyzer measures the current at a particular charge pump voltage. The phase detector polarity bit, CPP, can be toggled to test between the negative and positive charge pump gains. In order to test leakage, set the TRI-STATE bit, CPT, to 1 so that this can be measured. For the most accurate measurements, it is desirable that the CPout and Vtune pin are not shorted together for these measurements. Once these currents are measured, then the datasheet parameters can be calculated.

A summary of these charge pump tests is given in the table below.

Measurement	PLL_R	PLL_N	CPG	CPT	СРР
Leakage Current	X	X	X	1 (TRI-STATE)	X
Source Current	1	4000	0 - 31	0 (Active)	1 (Positive)
Sink Current	1	4000	0 - 31	0 (Active)	0 (Negative)

#### **Charge Pump Current Definitions**

#### **Charge Pump Current Definitions**



I1 = Charge Pump Sink Current at  $V_{CPout} = Vcc - \Delta V$ 

 $I2 = Charge Pump Sink Current at V_{CPout} = Vcc/2$ 

I3 = Charge Pump Sink Current at  $V_{CPout} = \Delta V$ 

I4 = Charge Pump Source Current at  $V_{CPout}$  = Vcc - ΔV

I5 = Charge Pump Source Current at V<sub>CPout</sub> = Vcc/2

I6 = Charge Pump Source Current at  $V_{CPout} = \Delta V$ 

 $\Delta V = Voltage$  offset from the positive and negative supply rails. Defined to be 0.4 volts for this part.

#### Variation of Charge Pump Current Magnitude vs. Charge Pump Voltage

$$I_{CPout} Vs V_{CPout} = \frac{(|11| - |13|)}{(|11| + |13|)} \times 100\%$$
$$= \frac{(|14| - |16|)}{(|14| + |16|)} \times 100\%$$

#### **Variation of Charge Pump Current Magnitude vs. Temperature**


$$I_{CPout} \text{ Vs } T_{A} = \frac{|I_{2}||_{T_{A}} - |I_{2}||_{T_{A} = 25 \circ C}}{|I_{2}||_{T_{A} = 25 \circ C}} \times 100\%$$

$$= \frac{|I_{5}||_{T_{A}} - |I_{5}||_{T_{A} = 25 \circ C}}{|I_{5}||_{T_{A} = 25 \circ C}} \times 100\%$$

#### **Charge Pump Sink vs. Source Current Mismatch**

$$I_{CPout}$$
 Sink Vs  $I_{CPout}$  Source =  $\frac{||2| - ||5|}{\frac{1}{2}(||2| + ||5|)} \times 100\%$ 

## RFout OUTPUT POWER TEST SETUP (Note 6)



The output power is tested by programming the VCO output to a desired frequency and measuring with a spectrum analyzer. A 3 dB pad is used and this gain as well as any losses from the cable are added to the actual measurement. As for the DC blocking capacitor, typically 100 pF is used for frequencies above 2 GHz and 0.1 uF are used for frequencies below 2 GHz. It turns out that the measurement is not as sensitive as one would expect to this blocking capacitor value.

The output power is mainly a function of the frequency of the output buffer and the settings of the VCO\_DIV (1 or >1), OUTTERM, VCOGAIN, and DIVGAIN bits. It is not very sensitive to the actual frequency option of the part. For instance, the LMX2541SQ2060E and the LMX2541SQ2380E both should have similar output power at 2.2 GHz. Note that this same test setup can also be used to measure harmonics.

#### PHASE NOISE MEASUREMENT TEST SETUP

The basic setup technique for all noise tests is to measure the noise at the output of the RFout pin in Internal VCO Mode (MODE=0) with a phase noise analyzer. For all measurements, the internal loop filter components (LF\_R3, LF\_R4, LF\_C3, and LF\_C4) should be set to their minimum values. There are some special considerations depending on what kind of noise is being measured.

#### **PLL Phase Noise Measurement**

To get an accurate measurement of the PLL phase noise, one needs to ensure four things.

- The PLL loop bandwidth is sufficiently wide so that the VCO noise does not degrade the measurement
- The measurement is not corrupted by peaking in the loop filter response.
- The reference source is sufficiently clean so that this does not degrade the measurement.
- A distinction is made between the PLL flat noise and the PLL 1/f noise

If the PLL loop bandwidth is made as wide as possible, then this helps keep the peaking of the loop filter response and the VCO noise from degrading the measurement. For the ultimate accuracy, this loop filter response can be factored into the measurement. As for the cleanliness of the reference source, the best sources tend to be those that are fixed, such as a 100 MHz Wenzel oscillator. Signal generators tend to be noisy, but if that is all that is available, then there are a few things that can help compensate for this. One technique is to use a higher frequency and divide this down to a lower frequency. For instance, a 500 MHz signal divided down to 20 MHz typically has much better phase noise than a direct 20 MHz signal, if it comes from a signal generator. Another technique is to measure the noise of the reference source and then multiply it up and then subtract it from the measurement. For instance, if the signal source was 500 MHz and the output frequency was 4 GHz, this signal source noise would be multiplied up by a factor of 20-log(4 GHz / 500 MHz) = 18 dB. Once that is done, the 1/f noise and the flat noise can be measured.

#### PLL Phase Noise Measurement - 1/f Noise

The 1/f noise dominates closer to the carrier. Special care should be taken to ensure that this is not the noise of the reference source. The noise contribution of the reference source at the RFout pin can be calculating by measuring what is coming into the OSCin pin and then adding a correction factor of 20-log(  $f_{\rm RFout}/f_{\rm OSCin})$ . A characteristic of this noise is that it follows a 10 dB/decade slope. If the slope of the measured noise looks more than 10 dB/decade, it is likely to be the reference source, not the LMX2541 device. Another characteristic of the 1/f noise is that it is independent of phase detector frequency. So to fully expose the 1/f noise, raise the phase

detector frequency as high as possible, since this lowers the flat noise, but not the 1/f noise.

#### **PLL Phase Noise Measurement - Flat Noise**

The PLL flat noise is measured at an offset that is not too close to the PLL 1/f noise, but also well inside the loop bandwidth. Many phase noise profiles have a point where the PLL noise flattens to a minimum value between the carrier and the loop bandwidth. This is where the flat noise should be measured. To measure the 1 Hz normalized phase noise, it is often easier to measure this with a lower phase detector frequency so that this flat noise is higher and easier to measure.

#### **VCO Phase Noise Measurement**

In order to measure the VCO phase noise, the loop filter resistors should be set to their minimum value to reduce their noise contribution. The loop bandwidth should also be made as narrow as possible. Because the loop bandwidth is very narrow, the cleanliness of the OSCin signal is therefore not as important. The phase noise is measured outside the loop bandwidth of the system.


An alternative way that might not be as accurate, but is much easier to do is to lock the device to a frequency and then set the CPT bit to 1 to disable the charge pump. The VCO will drift a little, the averaging on the equipment should be reset after this bit is changed and one can not take to long to take this measurement. Test equipment that tracks the signal source is better if using this open loop technique.

#### **Divider Phase Noise Measurement**

The basic method for measuring the divider noise is to drive the divider with a noise source of known value and then subtract away this noise. The divider noise floor tends to be flat, whereas the VCO phase noise decreases with offset frequencv. so this measurement is made at as far of an offset that is possible. When using Internal VCO Mode (MODE=0), the raw VCO phase noise with VCO\_DIV=1 can be measured. Then the VCO divider can be programmed to get close to the desired frequency. For example, the VCO frequency can be set to 4 GHz and the phase noise measured. This phase noise data can be saved or downloaded. Suppose then that one was interested in the divider noise at 400 MHz. The VCO divider could be set to 10 and then 20 dB is subtracted from the VCO phase noise to figure its contribution at 400 MHz. Provided that the actual phase noise measured at 400 MHz with VCO\_DIV is above this, then one can assume that this is the noise of the divider.

An alternative way to measure this is to drive the OSCin pin and use Divider Only (MODE=2) to measure the phase noise. This gives direct control of the frequency, but one should be sure that the noise being measured is the device and not the frequency source.

#### INPUT AND OUTPUT IMPEDANCE TEST SETUP



A network analyzer can be used to measure the input impedance of the OSCin and ExtVCOin pin as well as the output impedance of the RFout pin. The general technique is to connect the desired pin with no DC blocking capacitor to a network analyzer and measure the impedance directly. The part needs to be programmed to ensure that it is in a known state. There are some special considerations that should be taken for different measurements of the three different impedances.

#### **OSCin Input Impedance Measurement**

For this pin, the provided calibration standards are typically good enough for a decent measurement. A single-ended measurement at the OSCin or OSCin\* pins can be made For a differential measurement, this needs to be treated by the instrument as a two port network.


#### **ExtVCOin Input Impedance Measurement**

Because this pin goes higher in frequency, it is often difficult get a good measurement at higher frequencies because of the effects of the board and SMA connector. One technique that can be used is instead of using the provided calibration standards that come with the equipment, solder resistors directly to the board in order to calibrate out the effects of the board as well. A 0 ohm resistor functions as a short, no resistor functions as an open, and two parallel 100 ohm resistors serve as a load. These should be soldered as close to the part as possible. Once this calibration is done, the measurement can be done as normal.

#### **RFout Output Impedance Measurement**

Although output and input impedance are not the same thing, they can be measured in a similar way. Because this pin is a higher frequency, it is better to use the same method for calibration as used for the ExtVCOin pin. The other consideration for the RFout pin is that there are many different settings that impact this input impedance. When in bypass mode (VCO\_DIV=1), the VCOGAIN and OUTTERM words can change the impedance. When in divided mode (VCO\_DIV>1), the DIVGAIN and OUTTERM words can impact the impedance.


#### ExtVCOin (NOT OSCin) INPUT SENSITIVITY TEST SETUP



In order to measure the ExtVCOin Input sensitivity, the part is put in External VCO mode and a signal is applied to the ExtV-COin pin. A matching network, which is typically a 3 dB pad, is used and this loss is added to the measured numbers as well as any potential cable losses (on the order of 1 dB). A signal is applied at a known frequency and power and the output of the N counter is monitored using the Ftest/LD pin and setting it to look at the N counter output divided by 2.

Typically, the divide by 2 function is better because if it is not used, the duty cycle from the Ftest/LD pin is not 50% and this can sometimes confuse frequency counters. The part is set in fractional mode with a large fraction of 502 + 2097150/4194301 to ensure that the fractional circuitry gets fully tested. Accounting for the extra divide by 2 from the Ftest/LD pin, the divided output frequency should be the input frequency divided by 1005 to a 1 ppm tolerance.

#### **OSCIN INPUT SENSITIVITY TEST SETUP**



#### **Input Sensitivity Test Procedure**

There are two things that are important to consider when measuring the OSCin sensitivity.

- The action of setting the Ftest/LD pin to monitor the R divider output degrades the OSCin sensitivity.
- The internal VCO frequency calibration is based on the OSCin signal

Because of these considerations, the OSCin sensitivity needs to be measured in a closed loop test in such a way that the internal frequency calibration is not distorting the measurement. To do this, a known frequency and power level are set at the OSCin pin and the power level is changed until the PLL becomes more than 1 ppm off frequency. The PLL\_R divider is varied to maintain a phase detector frequency of 1 MHz to ensure that the PLL loop does not become unstable. The frequency counter needs to be synchronized in frequency to the signal generator. It is better to use a narrower loop bandwidth for this test because the phase noise of the PLL might degrade when the OSCin power level gets to close to the sensitivity limits. Typically, a 0.1 uF capacitor is used as a DC block for the signal at the OSCin pin. The sensitivity at the OSCin pin is measured with a single-ended input.

This test can be run in internal VCO mode (MODE=0) or external VCO mode (MODE=1). When doing the test in internal VCO mode, the part needs to be initially locked and then the R counter is programmed to adjust for the OSCin frequency. However, in internal VCO mode, the PLL\_N counter can not be programmed, because the action of programming this counter activates the internal VCO frequecy calibration, which can interfere with the test.

#### **OSCin Slew Rate Tests**

There are two methods that can be used to test the OSCin slew rate. One method is to use test equipment that actually allows the user to vary the slew rate directly, but this type of equipment typically does not give the user enough range of adjustability. Another method is to calculate the slew rate based on the slope of a sine wave of known frequency and amplitude. For this method, the slew rate can be calculated from the frequency and peak to peak amplitude of the OSCin signal as follows: Slew OSCin =  $2 \times \pi \times f_{OSCin} \times Vpp_{OSCin}$ 

#### 1.0 Functional Description

The LMX2541 is a low power, high performance frequency synthesizer system which includes a PLL, Partially Integrated Loop Filter, VCO, VCO Divider, and Programmable Output Buffer. There are three basic modes that the device can be configured in: Full Chip Mode, External VCO Mode, and Divider Only Mode. Full chip mode is intended to be used with the internal VCO and PLL. There is also the option of External VCO mode, which allows the user to connect their own external VCO. Finally, there is Divider only, which is just the VCO divider and output buffer. The active blocks for these modes are described below:

	Available Blocks							
Mode	PLL	PLL Loop VCO		VCO Divider	Output Buffer			
Full Chip	Yes	Yes	Yes	Yes	Yes			
External VCO	Yes	No	No	Yes	Yes			
Divider Only	No	No	No	Yes	Yes			

#### 1.1 PLL REFERENCE OSCILLATOR INPUT PINS

There are three basic ways that the OSCin/OSCin\* pins may be configured as shown in the table below:

Mode	Description	XO Bit
Crystal	Device is used with a crystal oscillator	1
Single Ended	Device is driven with a single- ended source, such as a TCXO.	0
Differential	Use this mode when driving with a differential signal, such as an LVDS signal.	0

In addition to the way that the OSCin/OSCin\* pins are driven, there are also bits that effect the frequency that the chip uses. The OSC\_FREQ word needs to be programmed correctly, or the VCO may have issues locking to the proper frequency, since the VCO frequency calibration is based on this word.

Word Name	Function	
OSC_FREQ	This needs to be set correctly if the internal VCO is used for proper calibration.	
OSC2X	This allows the oscillator frequency to be doubled. The R divider is bypassed in this case.	

Higher slew rates tend to yield the best fractional spurs and phase noise, so a square wave signal is best for OSCin. Single ended mode and differential mode have similar results if a square wave is used to drive the OSCin pin. If using a sine wave, higher frequencies tend to work better due to their higher slew rates.

#### 1.2 PLL R DIVIDER

The R divider divides the OSCin frequency down to the phase detector frequency. If the doubler is enabled, then the R divider is bypassed.

#### 1.3 PLL PHASE DETECTOR AND CHARGE PUMP

The phase detector compares the outputs of the R and N dividers and generates a correction current corresponding to the phase error. This charge pump current is software programmable to 32 different levels. The phase detector frequency,  $f_{PD}$ , can be calculated as follows:

$$f_{PD} = f_{OSCin} / R$$


#### 1.4 PLL N DIVIDER AND FRACTIONAL CIRCUITRY

The N divider in the LMX2541 includes fractional compensation and can achieve any fractional denominator (PLL\_DEN) from 1 to 4,194,303. The integer portion, PLL\_N, is the whole part of the N divider value and the fractional portion, PLL\_NUM / PLL\_DEN, is the remaining fraction. PLL\_N, PLL\_NUM, and PLL\_DEN are software programmable. So in general, the total N divider value, N, is determined by:

The order of the delta sigma modulator is programmable from integer mode to fourth order. There are also several dithering modes that are also programmable. In order to make the fractional spurs consistent, the modulator is reset any time that the R0 register is programmed.

#### 1.5 PARTIALLY INTEGRATED LOOP FILTER

The LMX2541 integrates the third pole (formed by R3\_LF and C3\_LF) and fourth pole (formed by R4\_LF and C4\_LF) of the loop filter. The values for these integrated components can be programmed independently through the MICROWIRE interface. The larger the values of these components, the stronger the attenuation of the internal loop filter. The maximum attenuation can be achieved by setting the internal resistors and capacitors to their maximum value and the minimum attenuation can be attained by setting all of these to their minimum setting. This partially integrated loop filter can only be used in full chip mode.



#### 1.6 LOW NOISE, FULLY INTEGRATED VCO

The LMX2541 includes a fully integrated VCO, including the inductors. The VCO (Voltage Controlled Oscillator) takes the voltage from the loop filter and converts this into a frequency. The VCO frequency is related to the other frequencies and divider values as follows:

$$f_{VCO} = f_{PD} \times N = f_{OSCin} \times N / R$$

In order to the reduce the VCO tuning gain and therefore improve the VCO phase noise performance, the VCO frequency range is divided into many different frequency bands. This creates the need for frequency calibration in order to determine the correct frequency band given a desired output frequency. The frequency calibration routine is activated any time that the R0 register is programmed. It is important that

the OSC\_FREQ word is set correctly to have this work correctly.

The VCO also has an internal amplitude calibration algorithm to optimize the phase noise which is also activated any time the R0 register is programmed. The optimum internal settings for this are temperature dependent. If the temperature is allowed to drift too much without being re-calibrated, some minor phase noise degradation could result. For applications where this is an issue, the AC\_TEMP\_COMP word can be used to sacrifice phase noise at room temperature in order to improve the VCO phase noise over all temperatures. The maximum allowable drift for continuous lock,  $\Delta T_{\text{CL}}$ , is stated in the electrical specifications. For this part, a number of +125 C means the part will never lose lock if the part is operated under recommended operating conditions.

#### 1.7 PROGRAMMABLE VCO DIVIDER

The VCO divider can be programmed to any value from 2 to 63 as well as bypass mode if device is in full chip mode. In external VCO mode or divider mode, all values except bypass mode can be used for the VCO divider. The VCO divider is not in the feedback path between the VCO and the PLL and therefore has no impact on the PLL loop dynamics. After this programmable divider is changed, it may be beneficial to reprogram the R0 register to recallibrate the VCO . The frequency at the RFout pin is related to the VCO frequency and divider value, VCO\_DIV, as follows:

$$f_{RFout} = f_{VCO} / VCO_DIV$$

When this divider is enabled, there will be some far-out phase noise contribution to the VCO noise. Also, it may be beneficial for VCO phase noise to reprogram the R0 register to recalibrate the VCO if the VCO\_DIV value is changed from bypass to divided, or vice-versa.

The duty cycle for this divider is always 50%, even for odd divide values. Because of the architecture of this divider that allows it to work to high frequencies and always have a 50% duty cycle, there are a few extra considerations:

- In divider only mode, there must be 5 clock cycles on the ExtVCOin pin after the divide value is programmed in order to cause the divide value to properly changed. It is fine to use more than 5 clock cycles for this purpose.
- For a divide of 4 or 5 ONLY, the R4 register needs to be programmed one more time after the device is fully programmed in order synchronize the divider. Failure to do so will cause the VCO divider to divide by the wrong value. Furthermore, if the VCO signal ever goes away, as is the case when the part is powered down, it is necessary to reprogram the R4 register again to re-synchronize the divider. Furthermore, if the R0 register is ever programmed in full chip mode, it is also necessary to reprogram the R4 register.

#### 1.8 PROGRAMMABLE RF OUTPUT BUFFER

The output power at the RFout pin can be programmed to various levels as well as on and off states. The output state of this pin is controlled by the RFoutEN pin as well as the RFOUT word. The RF output buffer can be disabled while still keeping the PLL in lock. In addition to this, the actual output power level of this pin can be adjusted using the VCOGAIN, DIVGAIN, and OUTTERM programming words. The reader should note that VCOGAIN controls the gain of the VCO buffer, not the tuning constant in of the VCO.

#### 1.9 POWERDOWN MODES

The LMX2541 can be powered up and down using the CE pin or the POWERDOWN bit. When the device is powered down,


the programming and VCO calibration information is retained, so it is not necessary to re-program the device when the device comes out of the powered down state (The one exception is when the VCO\_DIV value is 4 or 5, which has already been discussed.). The following table shows how to use the bit and pin.

CE Pin	POWERDOWN Bit	Device State
Low	Don't Care	Powered Down
Lligh	0	Powered Up
High	1	Powered Down

The device can be programmed in the powerdown state. However, the VCO frequency needs to be changed when the device is powered up because the VCO calibration does not run in the powerdown state. Also, the special programming for VCO\_DIV = 4 or 5 has to be done when the part is powered up. In order for the CE pin to properly power the device down when it is held low, the all registers in the device need to have been programmed at least one time.

#### 1.10 FASTLOCK

The LMX2541 includes the Fastlock™ feature that can be used to improve the lock times. When the frequency is changed, a timeout counter is used to engage the fastlock for a programmable amount of time. During the time that the device is in Fastlock, the FLout pin changes from high impedance to low, thus switching in the external resistor R2-pLF with R2\_LF as well as changing the internal loop filter values for R3 LF and R4 LF.



3007330

The following table shows the charge pump gain, loop filter resistors, and FLout pin change between normal operation and Fastlock.

Parameter	Normal Operation	Fastlock
Charge Pump Gain	CPG	FL_CPG
Loop Filter Resistor R3_LF	R3_LF	FL_R3_LF
Loop Filter Resistor R4_LF	R4_LF	FL_R4_LF
FLout Pin	High Impedance	Low


Once the loop filter values and charge pump gain are known for normal mode operation, they can be determined for fast-lock operation as well. In normal operation, one can not use the highest charge pump gain and still use fastlock because there will be no larger current to switch in. If the resistors and the charge pump current are done simultaneously, then the phase margin can be preserved while increasing the loop bandwidth by a factor of K as shown in the following table:

Parameter	Symbol	Calculation
Charge pump gain in Fastlock	FL_CPG	Typically choose to be the largest value.
Loop Bandwidth Multiplier	K	K = sqrt (FL_CPG/CPG)
Internal Loop Filter Resistor	FL_R3_LF	FL_R3_LF = R3_LF / K
Internal Loop Filter Resistor	FL_R4_LF	FL_R4_LF = R4_LF / K
External Loop Filter Resistor	R2pLF	R2pLF = R2_LF / (K - 1)

#### 1.11 LOCK DETECT

The Ftest/LD pin of the LMX2541 can be configured to output a signal that gives an indication for the PLL being locked. There are two styles of lock detect; analog and digital. The analog lock detect signal is more of a legacy feature and consists a series of narrow pulses that correspond to when the charge pump comes on. These pulses can be integrated with an external RC filter to create generate a lock detect signal. Analog lock detect can be configured in a push-pull output or an open drain output. The analog open drain lock detect signal can be integrated with a similar RC filter and requires an additional pull-up resistor. This pull-up resistor can be much larger than the resistor in the RC filter in order to make unbalanced time constants for improved sensitivity.

The digital lock detect function can also be selected for the Ftest/LD pin to give a logic level indication of lock or unlock. The digital lock detect circuitry works by comparing the difference between the phase of the inputs to the phase detector with a RC generated delay of  $\epsilon.$  To indicate a locked state (Lock = HIGH) the phase error must be less than  $\epsilon$  for 5 consecutive phase detector cycles. Once in lock (Lock = HIGH), the RC delay is changed to  $\delta.$  To indicate an out of lock state (Lock = LOW), the phase error must become greater than  $\delta.$  The values of  $\epsilon$  and  $\delta$  are programmable with the DLOCK word.



### 2.0 General Programming Information

The LMX2541 is programmed using several 32-bit registers used to control the LMX2541 operation. A 32-bit shift register is used as a temporary register to indirectly program the on-chip registers. The shift register consists of a data field and an address field. The last 4 register bits, CTRL[3:0] form the address field, which is used to decode the internal register address. The remaining 28 bits form the data field DATA[27:0]. While LE is low, serial data is clocked into the shift register upon the rising edge of clock (data is programmed MSB first). When LE goes high, data is transferred from the data field into the selected register bank. For initial device programming the register programming sequence must be done in the order as shown in the register map. The action of programming register R7 and bringing LE low resets all the registers to default values, including hidden registers. The programming of register R0 is also special for the device when operating in full chip mode because the action of programming either one of these registers activates the VCO calibration.

In addition to changing the values of various words, the programming of certain registers triggers certain events as described in the table below:

Programming Event	Event Triggered	Configurations Where it Has an Impact	Significance
Action of programming register R7 and bring LE low	Resets all registers, including hidden ones, to a default state	All	This needs to be the first programming step for all configurations. If register R7 is ever programmed again, all programming information will be reset to the default state.
Action of programming register R0 and bringing LE low	Activates the VCO calibration	Only in Full Chip Mode	The VCO calibration tunes the VCO to the correct frequency band and optimizes the phase noise. It is necessary whenever the internal VCO frequency is changed. Also, if the temperature drifts considerably, then this calibration can better optimize the phase noise.
Action of programming register R4	Synchronizes the VCO Divider	Only when the RFout pin ins enabled and the VCO divider is set to 4 or 5	Consult the functional description for more details.

# 2.01 Register Map

The following table lists the registers as well as the order that they should be programmed. Register 7 is programmed first and the action of programming register R7 resets all the registers after the LE pin is pulled to a low state. Register R0 is programmed last because it activates the VCO calibration. The one exception to this is when the VCO\_DIV value is 4 or 5. Consult the programming section on VCO\_DIV for more details. င္ပ S a ဗ ო VCO\_DIV\_OPT[2:0] MODE RFOUT [O:L ا AC\_TEMP\_COMP[4:0] POWER DOWN OSC\_FREQ[7:0] DIVGAIN[3:0] \_ \_ PLL\_N[11:0] PLL\_R[11:0] ω FL\_TOC[13:0] တ CPG[4:0] OUTTERM[3:0] Ξ VCO\_DIV[5:0] MUX[3:0] DEN[21:0] VCOGAIN[3:0] CPP DATA[27:0] PLL\_N[17:12] OSC 2X FL\_R3\_LF[2:0] R3\_LF[2:0] FDM ORDER[2:0] R4\_LF[2:0] FL\_RF\_LF [5:0] PLL\_NUM[15:0] DITH PLL\_NUM[21:16] [0: [0: C3\_LF[3:0] CPT FL\_CPG[4:0] DLOCK[2:0] \_LF[3:0] FSK R13 R12 В7 B3 **B**6 **R**4 絽 쮼 

#### 2.1 REGISTER R7

Although Register 7 has no elective bits to program, it is very important to program this register because the action of doing so with the bit sequence shown in the register map resets all the registers, including hidden registers with test bits that are not disclosed. Register 7 should always be programmed first, because it will reset all other programming information. The register reset occurs only after the LE signal has transitioned from low to high and back to low again.

#### **2.1.1 REGISTER R13**

This register needs to be programmed only in the event that the RFout pin is being used and VCO\_DIV = 1.

#### VCO\_DIV\_OPT[2:0]

This word optimizes the RFout power level based on the VCO\_DIV and VCO\_GAIN words.

Condition	VCO_DIV_OPT	Comments
RFout Pin Disabled		
OR		Register R13 Does Not need to be
VCO_DIV>1	0	programmed, since 0 is the default.
OR		programmed, since o is the deladit.
VCO_GAIN<13		
RFout Pin Enabled		
AND	4	
VCO_DIV=1	4	
VCO_GAIN>12		

#### **2.1.2 REGISTER R12**

This register needs to be programmed as shown in the register map in the event that the internal VCO is being used. When using external VCO mode, this register does not need to be programmed.

#### 2.1.3 REGISTER R9

Program this register as shown in the register map.

#### 2.1.4 REGISTER R8

#### AC\_TEMP\_COMP[4:0]

This word optimizes the VCO phase noise for possible temperature drift. When the VCO frequency is changed, the internal tuning algorithm optimizes the phase noise for the current temperature. In fixed frequency applications, temperature drift may lead to suboptimal phase noise over time. In dynamic frequency applications, the re-tuning of the VCO frequency overcomes this problem because the phase noise is re-optimized each time the VCO frequency is changed. The AC\_TEMP\_COMP word can be used to optimize the VCO phase noise for temperature drift for these different scenarios. The following table indicates which values of this word should be used for each scenario.

AC_TEMP_COMP	Application Type
5	Dynamic Frequency
24	Fixed Frequency
All Other States	Invalid

#### 2.2 REGISTER R6

Register R6 has words that impact the output power of the RFout pin.

#### RFOUT[1:0] - RFout enable pin

This word works in combination with the EN\_RFout Pin to control the state of the RFout pin.

RFOUT	EN_RFout Pin	RFout Pin State
0	Don't Care	Disabled
2	Don't Care	Enabled
1 or 3	Low	Disabled
1 01 3	High	Enabled

#### DIVGAIN[3:0], VCOGAIN[3:0], and OUTTERM[3:0] - Power Controls for RFout

These three words may be programmed in a value from 0 to 15 and work in conjunction to control the output power level of the RFout pin. Increasing any of these values increases the output power at the expense of higher current consumption of the buffer. Although there may be more than one way to get the same output power, some combinations may have lower current. The typical performance characteristics show these trade-offs. The default setting for all these bits is 12. The value of VCO\_DIV determines which two of these three words have an impact.

VCO_DIV	Bits that Impact Power
1 (Bypass)	OUTTERM, VCOGAIN
>1 (Not Bypass)	OUTTERM, DIVGAIN

#### 2.3 REGISTER R5

This register controls the fastlock mode which enables a wider loop bandwidth when the device is changing frequencies.

#### FL\_TOC[13:0] -- Time Out Counter for FastLock

When the value of this word is 3 or less, FastLock time out counter is disabled, and the FLout pin can be used for general purpose I/O. When this value is 4 or greater, the time out counter is engaged for the amount of phase detector cycles shown in the table below.

TOC Value	FLout Pin State	Fastlock Engagement Time
0	High Impedance	Disabled
1	Low	Always Engaged
2	Low	Disabled
3	High	Disabled
4	Low	Engaged for 4 × 2 Phase Detector Cycles
16383	Low	Engaged for 16383 × 2 Phase Detector Cycles

When this count is active, the FLout Pin is grounded, the FastLock current is engaged, and the resistors R3 and R4 are also potentially changed. The table below summarizes the bits that control various values in and out of FastLock.

FastLock State	FLout	Charge Pump Current	R3_LF Value	R4_LF Value
Not Engaged	High Impedance	CPG	R3_LF	R4_LF
Engaged	Grounded	FL_CPG	FL_R3_LF	FL_R4_LF

#### FL\_R3\_LF[2:0] -- Value for Internal Loop Filter Resistor R3 During Fastlock

FL_R3_LF Value	R3 Resistor During Fastlock (kΩ)
0	Low ( 200 Ω )
1	1
2	2
3	4
4	16
5-7	Reserved

#### FL\_R4\_LF[2:0] -- Value for Internal Loop Filter Resistor R4 During Fastlock

FL_R4_LF Value	R3 Resistor During Fastlock (kΩ)
0	Low ( 200 Ω )
1	1
2	2
3	4
4	16
5-7	Reserved

#### FL\_CPG[4:0] -- Charge Pump Current for Fastlock

When FastLock is enabled, this is the charge pump current that is used for faster lock time.

FL_CPG	Fastlock Charge Pump State	Typical Fastlock Charge Pump Current at 3.3 Volts (µA)
0	1X	100
1	2X	200
2	3X	300
3	4X	400
31	32X	3200

#### 2.4 REGISTER R4

This register controls miscellaneous functions of the device. The action of programming the R4 register also synchronizes the VCO divider, which is necessary when VCO\_DIV = 4 or 5.

#### OSC\_FREQ [7:0] -- OSCin Frequency for VCO Calibration Clocking

This word is used for the VCO frequency calibration. This word should be set to the OSCin frequency rounded to the nearest MHz.

OSC_FREQ	OSCin Frequency
0	Illegal State
1	1 MHz
2	2 MHz
255	255 MHz and higher

#### VCO\_DIV[5:0] - VCO Divider

The output of the VCO is divided by the value of VCO\_DIV, which can range from 1 (Bypass Mode) to 63 and all values in between with the limitation that the VCO divider can only be set to bypass mode when the device is operating in full chip mode. When the VCO divider is set to 4 or 5 ONLY, there is one extra programming step required to synchronize the VCO divider. Consult the functional description for more details.

VCO_DIV	VCO Output Divide	Comments
0	n/a	Illegal State
1	Bypass Mode	This state only available for MODE=Full Chip Mode
2	Divide by 2	
3	Divide by 3	
4	Divide by 4	Extra programming is required for divide by 4 and divide by 5 only.
5	Divide by 5	Refer to the functional description for more details.
6	Divide by 6	
62	Divide by 62	
63	Divide by 63	

#### R3\_LF[2:0] -- Value for Internal Loop Filter Resistor R3

This word controls the state of the internal loop filter resistor R3\_LF when the device is in Full Chip Mode and Fastlock is not active.

R3_LF Value	R3 Resistor During Fastlock (kΩ)
0	Low ( 200 Ω )
1	1
2	2
3	4
4	16
5-7	Reserved

#### R4\_LF[2:0] -- Value for Internal Loop Filter Resistor R4

This word controls the state of the internal loop filter resistor R4\_LF when the device is in Full Chip Mode and Fastlock is not active.

R4_LF Value	R3 Resistor During Fastlock (kΩ)
0	Low ( 200 Ω )
1	1
2	2
3	4
4	16
5-7	Reserved

#### C3\_LF[3:0] -- VALUE FOR C3 IN THE INTERNAL LOOP FILTER

This word controls the state of the internal loop filter resistor C3\_LF when the device is Full Chip Mode.

C3_LF	C3 (pF)
0	0
1	1
2	5
3	6
4	10
5	11
6	15
7	16
8	20
9	21
10	25
11	26
12	30
13	31
14	35
15	36

#### C4\_LF[3:0] -- VALUE FOR C4 IN THE INTERNAL LOOP FILTER

This word controls the state of the internal loop filter resistor C4\_LF when the device is Full Chip Mode.

C4_LF	C4 (pF)
0	0
1	5
2	20
3	25
4	40
5	45
6	60
7	65
8	100
9	105
10	120
11	125
12	140
13	145
14	160
15	165

#### 2.5 REGISTER R3

This register controls miscellaneous features of the device.

#### MODE[1:0] -- Operational Mode

The LMX2541 can be run in several operational modes as listed in the table below:

MODE	Name	Divider	PLL	vco
0	Full	Enabled	Enabled	Enabled
1	External VCO	Enabled	Enabled	Disabled
2	Divider Only	Enabled	Disabled	Disabled
3	Test (Reserved)	Enabled	Enabled	Enabled

#### **POWERDOWN -- Powerdown Bit**

Enabling this bit powers down the entire device, although register and VCO calibration information is retained.

#### **XO - Crystal Oscillator Mode Select**

When this bit is enabled, a crystal with appropriate load capacitors can be attached between the OSCin and OSCin\* pins in order to form a crystal oscillator.

#### CPG[4:0] -- Charge Pump Current

This word programs the charge pump current gain. The current is programmable between 100 uA and 3.2 mA in 100 uA steps.

CPG	Charge Pump State	Typical Charge Pump Current (μA)
0	1X	100
1	2X	200
2	3X	300
3	4X	
31	32X	3200

#### MUX[3:0] -- Multiplexed Output for Ftest/LD Pin

The MUX[3:0] word is used to program the output of the Ftest/LD Pin. This pin can be used for a general purpose I/O pin, a lock detect pin, and for diagnostic purposes. When programmed to the digital lock detect state, the output of the Ftest/LD pin will be high when the device is in lock, and low otherwise. The output voltage level of the Ftest/LD is not equal to the supply voltage of the device, but rather is given by  $V_{OH}$  and  $V_{OL}$  in the electrical characteristics specification.

Because the Ftest/LD pin is close to the OSCin pin, the state of this pin can have an impact on the performance of the device. If any of the diagnostic modes (8-13) are used, the OSCin sensitivity can be severely degraded, so these should only be used for diagnostic purposes. The fractional spurs can also be impacted a little by the MUX programming word. The Push-Pull digital lock detect modes, like mode 3, tend to have the best fractional spurs, so these states are recommended, even if the digital lock detect function is not needed.

MUX	Output Type	Function	Comments
0	High Impedance	Disabled	
1	Push-Pull	Logical High State	General Purpose I/O Modes
2	Push-Pull	Logical Low State	
3	Push-Pull	Digital Lock Detect	
4	Push-Pull	Inverse Digital Lock Detect	Lock Detect Modes
5	Open Drain	Digital Lock Detect	Consult Functional Description for more details State 3 is recommended for optimal spurious
6	Open Drain	Analog Lock Detect	performance.
7	Push-Pull	Analog Lock Detect	F 5 1 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
8	Push-Pull	N Divider	Diagnostic Modes
9	Push-Pull	N Divider / 2	These allow the user to view the outputs of the N
10	Push-Pull	R Divider	divider, R divider, and phase frequency detector (PFD)
11	Push-Pull	R Divider / 2	and are intended only for diagnostic purposes.
12	Push-Pull	PFD Up	Typically, the output is narrow pulses, but when the output is divided by 2, there is a 50% duty cycle. The
13	Push-Pull	PFD Down	use of these modes (including R Divider) can degrade
14-15	N/A	Reserved	the OSCin sensitivity.

#### **CPP - Charge Pump Polarity**

This bit sets the polarity of the phase detector.

СРР	Charge Pump Polarity	Typical Applications
0	Negative	Full Chip Mode External VCO Mode with an inverting active loop filter.
1	Positive	External VCO Mode with a passive loop filter.

#### **OSC2X-- OSCin Frequency Doubler**

Enabling this bit doubles the OSCin frequency. This is useful in achieving a higher phase detector frequency to improve PLL phase noise, push out noise from the delta sigma modulator, and sometimes reduce fractional spurs. Note that when this bit is enabled, the R divider is bypassed.

OSC_2X	State	
0	Normal	
1	OSCin frequency is doubled	

#### **FDM - Extended Fractional Denominator Mode Enable**

Enabling this bit allows the fractional numerator and denominator to be expanded from 10 bits to 22 bits. In 10-bit mode, only the first 10 bits of the fractional numerator and denominator are considered. When using FSK mode, this bit has to be disabled.

FDM	Fractional Mode
0	10-bit
1 (Default)	22-bit

#### ORDER[2:0] -- Delta Sigma Modulator Order

This word determines the order of the delta sigma modulator in the PLL. In general, higher order fractional modulators tend to reduce the primary fractional spurs that occur at increments of the channel spacing, but can also create spurs that are at a fraction of the channel spacing. The optimal choice of modulator order is very application specific, however, a third order modulator is a good starting point. The first order modulator has no analog compensation or dithering

ORDER	Delta Sigma Modulator	Mode	Comments
0	Disabled	Integer	Allows larger N Counter
1	First Order	Fractional	This has no analog compensation or dithering
2	Second Order		
3	Third Order		Traditional Delta Sigma Operation
4	Fourth Order		
5-7	Illegal States	n/a	n/a

#### DITH[1:0] -- Dithering

Dithering randomizes the delta sigma modulator output. This reduces sub-fractional spurs at the expense of adding phase noise. In general, it is recommended to keep the dithering strength at None or Weak for most applications. Dithering should never be used when the device is used in integer mode or a first order modulator. When using dithering with the other delta sigma modulator orders, it is beneficial to disable it in the case where the fractional numerator is zero, since it can actually create sub-fractional spurs.

DITH	Dithering Strength
0	Weak
1	Medium
2	Strong
3	Disabled

#### **CPT - Charge Pump TRI-STATE**

When this bit is enabled, the charge pump is at TRI-STATE. The TRI-STATE mode could be useful for open loop modulation applications or as diagnostic tool for measuring the VCO noise, but is generally not used.

СРТ	Charge Pump
0	Normal Operation
1	TRI-STATE

#### DLOCK[2:0] - Controls for Digital Lock detect

This word controls operation of the digital lock detect function through selection of the window sizes ( $\epsilon$  and  $\delta$ ). In order to indicate the PLL is locked, there must be 5 consecutive phase detector output cycles in which the time offset between the R and N counter outputs is less than  $\epsilon$ . This will cause the Ftest/LD pin output to go high. Once lock is indicated, it will remain in this state until the time offset between the R and N counter outputs exceeds  $\delta$ . For this device,  $\epsilon$  and  $\delta$  are the same. If the OSCin signal goes away, the digital lock detect circuit will reliably indicate an unlocked condition. Consult the functional description for more details. A larger window size makes the lock detect circuit less sensitive, but may be necessary in some situations to reduce chattering.

DLOCK	Window Size (ε and δ)
0 (Default)	3.5
1	5.5
2	7.5
3	9.5
4	11.5
5	13.5
6 -7	Reserved

There are restrictions when using digital lock detect, based on the phase detector frequency ( $f_{PD}$ ), Modulator Order (ORDER), and VCO frequency ( $f_{VCO}$ ). The first restriction involves a minimum window size ( $\epsilon_{min}$ ), the second one involves a maximum window size ( $\epsilon_{max}$ ), and the third involves further restrictions on the maximum phase detector frequency that are implied by the window size that is selected.

The first restriction involves the minimum window size  $(\epsilon_{min})$ . This minimum window size can not be greater than the maximum programmable value of 13.5 ns for valid operation of the digital lock detect. Possible remedies for this solution would be reducing the delta sigma order, using a higher VCO frequency and using a larger VCO\_DIV value, or using analog lock detect.

13.5 ns 
$$\geq \epsilon_{min} = 2^{ORDER-1} / f_{VCO}$$

The second restriction is the maximum window size ( $\epsilon_{max}$ ). If the calculated maximum window size is less than the minimum programmable window size of 3.5 ns, then this indicates that the digital lock detect can not be used in this condition. Possible remedies for this could be to decrease the phase detector frequency, use analog lock detect, decrease the delta sigma order, or decrease the VCO frequency.

$$3.5 \text{ ns} \le \varepsilon_{\text{max}} = 1/f_{\text{PD}} - \varepsilon_{\text{min}} - 2 \text{ ns}$$

The third restriction comes from rearranging the equation for  $\epsilon_{\text{max}}$ .

$$f_{PD} \le 1 / (\epsilon_{min} + \epsilon_{max} + 2 \text{ ns})$$

In addition to this restriction on the maximum phase detector rate, recall that there are also restrictions on the maximum phase detector rate implied by the electrical specifications (  $f_{PD} \le 104$  MHz ) and by the minimum continuous N divider value ( $f_{PD} \le f_{VCO} / N_{Min}$ ).

f <sub>vco</sub>	ORDER	ε <sub>min</sub>	Maximum Possible Phase Detector Frequency (MHz)											
(MHz)	ORDER	(ns)	ε = 3.5 ns	ε = 5.5 ns	ε = 7.5 ns	ε = 9.5 ns	ε = 11.5 ns	ε = 13.5 ns						
A II			Min	Min	Min	Min	Min	Min						
All	0	0.0	(104, f <sub>VCO</sub> / 12)	(104, f <sub>VCO</sub> / 12)	(104, f <sub>VCO</sub> / 12)	(87.0, f <sub>VCO</sub> / 12)	(74.1, f <sub>VCO</sub> / 12)	(64.5, f <sub>VCO</sub> / 12)						
400	4	20.0	FAIL	FAIL	FAIL	FAIL	FAIL	FAIL						
400	3	10.0	FAIL	FAIL	FAIL	FAIL	26.7	26.7						
400	2	5.0	FAIL	30.8	30.8	30.8	30.8	30.8						
500	4	16.0	FAIL	FAIL	FAIL	FAIL	FAIL	FAIL						
500	3	8.0	FAIL	FAIL	FAIL	33.3	33.3	33.3						
500	2	4.0	FAIL	38.5	38.5	38.5	38.5	38.5						
600	4	13.3	FAIL	FAIL	FAIL	FAIL	FAIL	31.6						
600	3	6.7	FAIL	FAIL	40.0	40.0	40.0	40.0						
600	2	3.3	46.2	46.2	46.2	46.2	46.2	46.2						
1200	4	6.7	FAIL	FAIL	63.2	63.2	63.2	63.2						
1200	3	3.3	80.0	80.0	80.0	80.0	74.1	64.5						
1200	2	1.7	92.3	92.3	92.3	87.0	74.1	64.5						
1530	4	5.2	FAIL	80.3	80.3	80.3	74.1	64.5						
1530	3	2.6	102.0	102.0	102.0	87.0	74.1	64.5						
1530	2	1.3	104.0	104.0	104.0	87.0	74.1	64.5						
1800	4	4.4	FAIL	91.8	91.8	87.0	74.1	64.5						
1800	3	2.2	104.0	104.0	104.0	87.0	74.1	64.5						
1800	2	1.1	104.0	104.0	104.0	87.0	74.1	64.5						
2000	4	4.0	FAIL	100.0	100.0	87.0	74.1	64.5						
2000	3	2.0	104.0	104.0	104.0	87.0	74.1	64.5						
2000	2	1.0	104.0	104.0	104.0	87.0	74.1	64.5						
3000	4	2.7	104.0	104.0	104.0	87.0	74.1	64.5						
3000	3	1.3	104.0	104.0	104.0	87.0	74.1	64.5						
3000	2	0.7	104.0	104.0	104.0	87.0	74.1	64.5						
4000	4	2.0	104.0	104.0	104.0	87.0	74.1	64.5						
4000	3	1.0	104.0	104.0	104.0	87.0	74.1	64.5						
4000	2	0.5	104.0	104.0	104.0	87.0	74.1	64.5						

47

In the previous table, consider the case of operating in integer mode with ORDER=0. For this case, lock detect can theoretically work for all VCO frequencies provided that the phase detector frequency does not violate the maximum possible value. For instance, it would be an invalid condition to operate in integer mode with a VCO frequency of 900 MHz and a phase detector frequency of 100 MHz because 100 MHz exceeds the limit of 900 MHz/12 = 75 MHz. If the phase detector was lowered to 75 MHz to meet this restriction, then this condition would be valid provided that the window size was programmed to be 9.5 ns or less.

Consider another example of a 400 MHz VCO frequency with a fourth order modulator. Because the minimum window size of 20 ns is above the maximum programmable value of 13.5 ns, digital lock detect can not be used in this configuration. If the modulator order was reduced to 2nd order, then it would function provided that the phase detector frequency was less 30.8 MHz.

#### **FSK - Frequency Shift Keying**

This bit enables a binary FSK modulation mode using the PLL N counter. Consult the applications section for more details.

FSK	FSK Mode
0	Disabled
1	Enabled

#### 2.6 REGISTER R2

This word contains all the bits of the fractional denominator. These bits apply if the device is being used fractional mode.

#### PLL\_DEN[21:0] -- Fractional Denominator

These bits determine the fractional denominator.

		PLL_DEN[21:0]																				
Fractional																						
Denominator																						
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
4194303	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

#### 2.7 REGISTERS R1 AND R0

Both registers R1 and R0 contain information for the PLL R counter, N counter, and fractional numerator. The action of programming register R0, even to the same value, runs the VCO calibration when the device has the internal VCO operating. There are some programming words that are split across these two registers.

#### PLL R[11:0] -- PLL R Divider Value

The R divider divides the OSCin signal. Note that if the doubler is enabled, the R divider is bypassed.

		PLL_R[11:0]													
0	Illegal State														
1	0	0 0 0 0 0 0 0 0 0 1													
2	0	0 0 0 0 0 0 0 0 0 1 0													
3	0	0	0	0	0	0	0	0	0	0	1	1			
4095	1	1	1	1	1	1	1	1	1	1	1	1			

#### PLL\_N[17:0] PLL N Divider Value

When using integer mode, the PLL N divider value is split up into two different locations. In fractional mode, only the 12 LSB bits of the N counter are used. Based on the order of the modulator, the range is shown in the table below.

			I	PLL_N	I[17:12	2]							PLL_N	V[11:0	]				
<12								Divide	Value	es belo	w 12	are pr	ohibite	d					
12	[ m ]	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0
13	Integer Mode	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
	⊆ ≥																		
262143		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
12			Possible with first order modulator only																
13-14			Possible with first or second order modulator																
15-18	] <sub>0</sub>					Pos	sible	with fi	rst, se	cond,	or third	dorde	r modi	ulators	only				
19	Mode	Х	х	х	х	х	х	0	0	0	0	0	0	0	1	0	0	1	1
	al N																		
4087	Fractional	Х	х	х	х	х	х	1	1	1	1	1	1	1	1	0	1	1	1
4088	rac		-	2	2	Pos	sible \	with a	first, s	econd	, or thi	rd ord	er mo	dulato	r only	-	-		
-4091	"		·																
4092-4093			Possible with a first or second order modulator only																
4094							P	ossibl	e with	a first	order	modu	lator o	nly					

Note that the N divider value has a minimum value,  $N_{Min}$ , which is implied by the modulator order.  $N_{Min}$  is 12 for integer mode and a first order modulator, 13 for a 2nd order modulator,15 for a third order modulator, and 19 for a fourth order modulator. The maximum phase detector frequency given the electrical specifications, modulator order, and VCO frequency is shown below.

$$f_{PD} \le Min(104 MHz, f_{VCO} / N_{Min})$$


#### PLL\_NUM[21:0] -- Fractional Numerator

The fractional numerator is formed by the NUM word that is split between two registers and applies in fractional mode only. The fractional numerator, PLL\_NUM must be less than or equal to the fractional denominator, PLL\_DEN.

Fractional Numerator		PLI	NU	M[21	:16]		PLL_NUM[15:0]															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
4194303	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

# 3.0 Applications Information

#### **3.1 TYPICAL CONNECTIONS**



30073336

# External VCO Mode, Single-Ended OSCin, RFout Pin not Used 51Ω Microcontroller 0.7 +3.3V VccPLL1 RFoutEN OSCin\* VccBias +3 3\/ VregFRAC +3.3V VccPLL2 **L** Ferrite VccFRAC Ferrite VccCP1 VrefVCO LMX2541 VregVCO VccCP2 VccVCO VregRFout VccDig VccRFout VccDiv Circuit


For both of the able connection diagrams, L1, L2, and Lmid should be left open, but the pads should be placed on these pins for optimal solderability. The GND pins should have separate vias to ground and the GND DAP also needs to be grounded with 9 vias. The VccVCO, VccRFout, and VccDiv pins can be shorted to the power plane, but need to be connected. For the other Vcc pins, ferrite beads and bypass capacitors may be added in order to improve spurious performance. VregVCO and VrefVCO need to be connected even if the internal VCO is not being used. The VregRFout pin only needs to be connected if the RFout pin is being used. When a block is not used, it is always still necessary to connect the corresponding Vcc pin, but the bypassing is not necessary, as shown in the above diagram for the external VCO mode.

#### 3.1.1 OSCin/OSCin\* Connections

For single-ended operation, the signal is driven into the OS-Cin pin. The OSCin\* pin is terminated the same as the OSCin pin. This is a typical case if the device is driven by a TCXO. For both single-ended and differential operation, the input is AC coupled because the OSCin/OSCin\* pins self-bias to an optimal DC operating point. Better performance for both phase noise and fractional spurs is obtained for signals with a higher slew rate, such as a square wave. This is especially important for lower frequency signals, since slower frequency sine waves have lower slew rates. Fractional spurs are typically about four dB better when running in differential mode as opposed to single-ended mode.


30073337

#### **Single-Ended Operation**




For differential operation, as is the case when using an LVDS or LVPECL driver, a 100  $\Omega$  resistor is placed across the OSCin/OSCin\* traces

#### **Differential Operation**



A third way to configure the device is in crystal mode (XO = 1). For this, the crystal is placed across the OSCin/OSCin\* pins. Crystals are specified for a specific load capacitance,  $C_{Load}$ . The load capacitors shown in the figure each have a value of  $C_{Load}/2$ .

#### **Crystal Mode Operation**



#### 3.2 CURRENT CONSUMPTION

The current consumption of the LMX2541 has many factors that influence it. Determining the current consumption for the entire device involves knowing which blocks are powered up and adding their currents together. The current in the electrical specifications gives some typical cases, but there could be some variation over factors such as the phase detector frequency. Also, the output buffer current can be impacted by the software controllable settings. By subtracting or adding combinations of the currents for the RFout buffer and VCO divider, the current consumption for the device can be estimated for any usable configuration. The currents for the buffer and VCO divider are as follows:

Block	Current (mA)
	~ 40
RF Output Buffer	(See 3.7 PROGRAMMABLE
Hr Output Buller	OUTPUT POWER WITH ON/
	OFF)
VCO Divider	32

#### 3.3 FRACTIONAL SPURS

#### **Primary Fractional Spurs**

The primary fractional spurs occur at multiples of the channel spacing and can change based on the fraction. For instance, if the phase detector frequency is 10 MHz, and the channel spacing is 100 kHz, then this could be achieved using a fraction of 1/100. The fractional spurs would be at offsets that are multiples 100 kHz.

#### **Sub-Fractional Spurs**

Sub-fractional spurs occur at sub-multiples of the channel spacing, Fch. For instance, in the above example, there could be a sub-fractional spur at 50 kHz. The occurrence of these spurs is dependent on the modulator order. Integer mode and the first order modulator never have sub-fractional spurs. If the fractional denominator can be chosen to avoid factors of 2 or 3, then there will also be no sub-fractional spurs. Sub-fractional spurs get worse for higher order modulators. Dithering tends to reduce sub-fractional spurs at the expense of increasing PLL phase noise. The following table provides guidance on predicting sub-fractional spur offset frequencies.

#### Sub-Fractional Spur Offset Frequencies vs. Modulator Order and Fractional Denominator Factors

	Frac	tional Deno	minator Fac	ctors
ORDER	No Factor of 2 or 3		Factor of 3 but not 2	Factor of 2 and 3
Integer Mode	None	None	None	None
1st Order Modulator	None	None	None	None
2nd Order Modulator	None	Fch/2	None	Fch/2
3rd Order Modulator	None	Fch/2	Fch/3	Fch/6
4th Order Modulator	None	Fch/4	Fch/3	Fch/12

#### Impact of VCO\_DIV on Fractional spurs

Because the fractional and sub-fractional spur levels do not depend on output frequency, there is a big benefit to division. In general, every factor of 2 gives a 6 dB improvement to fractional spurs. Also, since the spur offset frequency is not divided, the channel spacing at the VCO can be also increased to improve the spurs. However, if the on-chip VCO is used, crosstalk can cause spurs at a frequency of  $f_{RFout} \mod f_{PD}$ . Consider the following example of a 50 MHz phase detector frequency and VCO\_DIV = 2. If the VCO is at 3000.1 MHz and divided by 2 to get 1500.05 MHz, there will be a spur at an offset of 50 kHz (1500.05 MHz mod 50 MHz). However, if the VCO frequency is at 3050.1 MHz, the output will be at 1525.05 MHz, but the spur will be at a much farther offset that can easily be filtered by the loop filter of 25.05 MHz (1525.05 MHz mod 50 MHz).

#### 3.4 PLL PHASE NOISE

Disregarding the impact of reference oscillator noise, loop filter resistor thermal noise, and loop filter shaping, the phase noise of the PLL can be decomposed into three components: flicker noise, flat noise, and fractional noise. These noise sources add in an RMS sense to produce the total PLL noise. In other words:.

$$\begin{split} L_{PLL}(f) &= \\ 10 \cdot log(10(L_{PLL\_flat}(f) \, / \, 10\,) \, + \, 10(L_{PLL\_flicker}\,(f) \, / \, 10\,) + \, 10(L_{PLL\_fractional}(f) \, / \, 10\,) \end{split}$$

Cumbal	Pote	Potential Influencing Factors										
Symbol	f	f <sub>VCO</sub>	f <sub>PD</sub>	K <sub>PD</sub>	FRAC							
L <sub>PLL_flat</sub> (f)	No	Yes	Yes	Yes	No							
L <sub>PLL_flicker</sub> (f)	Yes	Yes	No	Yes	No							
L <sub>PLL_fractional</sub> (f)	Yes	No	Yes	No	Yes							

The preceding table shows which factors of offset frequency (f), VCO frequency ( $f_{VCO}$ ), phase detector frequency ( $f_{PD}$ ), charge pump gain ( $K_{PD}$ ), and the fractional settings (FRAC) can potentially influence each phase noise component. The fractional settings include the fraction, modulator order, and dithering.

For the flat noise and flicker noise, it is possible to normalize each of these noise sources into a single index. By normaliz-

ing these noise sources to an index, it makes it possible to calculate the flicker and flat noise for an arbitrary condition. These indices are reported in the electrical characteristics section and in the typical performance curves.

Noise Component	Index	Relationship	
L <sub>PLL_flat</sub> (f)	LN <sub>PLL_flat</sub> (1 Hz)	$\begin{aligned} L_{PLL\_flat}(f) &= \\ LN_{PLL\_flat(1 \ Hz)} \\ &+ 20 \cdot log(N) + 10 \cdot log(f_{PD}) \end{aligned}$	
L <sub>PLL_flicker</sub> (f)	LN <sub>PLL_flicker</sub> (10 kHz)	$\begin{split} L_{PLL\_flicker}(f) &= \\ LN_{PLL\_flicker}(10 \text{ kHz}) \\ -10 \cdot log(10 \text{ kHz} / f) + 20 \cdot log \\ & \left( f_{VCO} / 1 \text{ GHz} \right) \end{split}$	

The flat noise is dependent on the PLL N divider value (N) and the phase detector frequency  $(f_{PD})$  and the 1 Hz Normalized phase noise (LN<sub>PLL\_flat(1 Hz)</sub>). The 1 Hz normalized phase noise can also depend on the charge pump gain as well. In order to make an accurate measurement of just the flat noise component, the offset frequency must be chosen sufficiently smaller then the loop bandwidth of the PLL, and yet large enough to avoid a substantial noise contribution from the reference and PLL flicker noise. This becomes easier to measure for lower phase detector frequencies.

The flicker noise, also known as 1/f noise, can be normalized to 1 GHz carrier frequency and 10 kHz offset,  $\text{LN}_{\text{PLL\_flicker}}$ (10 kHz). Flicker noise can dominate at low offsets from the carrier and has a 10 dB/decade slope and improves with higher charge pump currents and at higher offset frequencies . To accurately measure the flicker noise it is important to use a high phase detector frequency and a clean crystal to make it such that this measurement is on the 10 dB/decade slope close to the carrier.  $\text{L}_{\text{PLL\_flicker}}$ (f) can be masked by the reference oscillator performance if a low power or noisy source is used.

An alternative way to interpret the flicker noise is the 1/f noise corner,  $f_{corner}$ . This would be the offset frequency where the flat noise and flicker noise are equal. This corner frequency changes as a function of the phase detector frequency and can be related to the flat and flicker noise indices as shown below

$$f_{corner}^{}=10 (\,(\text{LN}_{\text{PLL\_flicker}} (\text{10 kHz}) \,\text{-LN}_{\text{PLL\_flat}} (\text{1 Hz}) \,\text{-140}) \,/\,\,\text{10}\,) \,\times\, f_{PD}^{}$$

Based on the values for LNPLL\_flicker(10 kHz) and LNPLL\_flat(1Hz) as reported in the electrical specifications, the corner frequency can be calculated. For example, one of the plots in the typical performance characteristics shows the phase noise with a 100 MHz phase detector frequency and 32X charge pump gain. In this case, this corner frequency works out to be  $0.000123 \times 100 \text{ MHz} = 12.3 \text{ kHz}$ .

K <sub>PD</sub>	LN <sub>PLL_flicker(10 kHz)</sub>	LN <sub>PLL_flat(1 Hz)</sub>	f <sub>corner</sub>
1X	-116.0 dBc/Hz	-220.8 dBc/Hz	$0.000302 \times f_{PD}$
32X	-124.5 dBc/Hz	-225.4 dBc/Hz	$0.000123 \times f_{PD}$

For integer mode or a first order modulator, there is no fractional noise (disregarding fractional spurs). For higher order modulators, the fractional engine may or may not add significant phase noise depending on the fraction and choice of dithering.

# 3.5 IMPACT OF MODULATOR ORDER, DITHERING, AND LARGER EQUIVALENT FRACTIONS ON SPURS AND PHASE NOISE

To achieve a fractional N value, an integer N divider is modulated between different values. This gives rise to three main degrees of freedom with the LMX2541 delta sigma engine: the modulator order, dithering, and the way that the fractional portion is expressed. The first degree of freedom, the modulator order, can be selected as zero (integer mode), one, two, three, or four. One simple technique to better understand the impact of the delta sigma fractional engine on noise and spurs is to tune the VCO to an integer channel and observe the impact of changing the modulator order from integer mode to a higher order. A higher fractional modulator order in theory yields lower primary fractional spurs. However, this can also give rise to sub-fractional spurs in some applications. The second degree of freedom is dithering. Dithering seeks to improve the sub-fractional spurs by randomizing the sequence of N divider values. In theory, a perfectly randomized sequence would eliminate all sub-fractional spurs, but add phase noise by spreading the energy that would otherwise be contained in the spurs. The third degree of freedom is the way that the fraction is expressed. For example, 1/10 can be expressed as a larger equivalent fraction of 100000/1000000. Using larger equivalent fractions tends to increase randomization similar to dithering. In general, the very low phase noise of the LMX2541 exposes the modulator noise when dithering and large fractions are used, so use these with caution. The avid reader is highly encouraged to read application note 1879 for more details on fractional spurs. The following table summarizes the relationships between spur types, phase noise, modulator order, dithering and fractional expression.

		Action		
Noise/Spur Type	Increase Modulator Order	Increase Dithering	Using Larger Equivalent Fractions	
Phase Noise	Phase Noise  WORSE (But only for larger fractions or more dithering)		WORSE	
Primary Fractional Spur	BETTER	NO IMPACT	NO IMPACT	
Sub- Fractional Spurs	Fractional more sub-		BETTER	

#### 3.6 MODULATOR ORDER

In general, the fractional mode of the PLL enables the use of a higher phase detector frequency relative to the channel spacing, which enables the in-band noise of the PLL to be lower. The choice of modulator order to be used in fractional mode is based on how much higher  $\rm f_{PD}$  can be made relative to the channel spacing and the acceptable spur levels. The LMX2541 has a programmable modulator order which allows the user to make a trade-off between PLL noise and primary and sub-fractional spur performance. The following table pro-

vides some general guidelines for choosing modulator order: Note that the spurs due to crosstalk will not be impacted by modulator order.

ORDER	Guidelines for use
Integer Mode	<ul> <li>Use if f<sub>PD</sub> can be made very high without using a fractional N value.</li> <li>Use if it is not desired to make f<sub>PD</sub> higher using a fractional N value. This could be the case if the loop bandwidth is very narrow and smaller loop filter capacitors are desired.</li> </ul>
1st Order Modulator	<ul> <li>Use 1st order if f<sub>PD</sub> can be increased by at least a factor of four over the integer case and fractional spur frequencies and levels are acceptable.</li> <li>If the channel spacing is 5 MHz or greater, the 1st order modulator may provide better spur performance than integer mode.</li> </ul>
2nd Order Modulator 3rd Order Modulator 4th Order Modulator	<ul> <li>If the spurs of the 1st order modulator are unacceptable, use a higher order modulator. If the spurious components are due to crosstalk they will not be improved by increasing modulator order. In this case, use the lowest order modulator that gives acceptable performance.</li> <li>Use if the spurs of the 1st order modulator are unacceptable.</li> <li>In general, use the lowest order modulator unless a higher order modulator yields an improvement in primary fractional spurs. If the spurious components are due to crosstalk, they will not be improved by increasing the modulator order.</li> </ul>

#### 3.7 PROGRAMMABLE OUTPUT POWER WITH ON/OFF

The power level of the RFout pin is programmable, including on/off controls. The RFoutEN pin and RFOUT word can be used to turn the RFout pin on and off while still keeping the VCO running and in lock. In addition to on/off states, the power level can also be programmed in various steps using the VCOGAIN, DIVGAIN, and OUTTERM programming words. There are tables in the typical performance characteristics section that discuss the impact of these words on the output power. In addition to impacting the output power, these words also impact the current consumption of the device. This data was obtained as an average over all frequencies. In general, it is desirable to find the combination of programming words that gives the lowest current consumption for a given output power level. All numbers reported are relative to the case of VCOGAIN = OUTTERM = 12. According to this data, using a VCOGAIN or OUTTERM value of 12 or greater yields only a small increase in output power, but a large increase in current consumption.

#### CHANGE in Current Consumption in Bypass Mode as a Function of VCOGAIN and OUTTERM

		VCOGAIN				
		3 6 9 12 15				15
	3	-26.0	-22.3	-18.6	-15.1	-11.8
ERM	6	-18.5	-15.5	-12.6	-9.7	-6.9
<b>—</b>	9	-11.1 -9.0 -6.9 -4.7				-2.5
OUT	12	-3.8	-2.6	-1.4	+0.0	+1.5
	15	+3.3	+3.7	+4.0	+4.5	+5.3

# CHANGE in Current Consumption in Divided Mode as a Function of DIVGAIN and OUTTERM

		DIVGAIN				
		3   6   9   12   15				15
•	3	-24.4	-21.7	-18.7	-15.9	-13.3
<b>8</b>	6	-16.2	-14.6	-12.6	-10.1	-8.0
Ë	9	-8.3	-7.6	-6.8	-5.0	-3.2
OUTTERM	12	-0.5	-0.7	-0.7	+0.0	+1.3
•	15	+7.1	+6.0	+5.2	+4.9	+5.6

#### 3.8 LOOP FILTER

Loop filter design can be rather complicated, but there are design tools and references available at www.national.com. The loop bandwidth can impact the size of loop filter capacitors and also how the phase noise is filtered. For optimal integrated phase noise, choose the bandwidth to be about 20% wider than the frequency where the in-band PLL phase noise (as described in 3.4 PLL PHASE NOISE) and open loop VCO noise cross. This optimal loop bandwidth may need adjustment depending on the application requirements. Reduction of spurs can be achieved by reducing the loop bandwidth. On the other hand, a wider loop bandwidth may be required for faster lock time. Note that using the integrated loop filter components can lead to a significant restriction on the loop bandwidth and should be used with care. 2 kΩ for R3\_LF and R4\_LF is a good starting point. If the integrated loop filter restricts the loop bandwidth, then first try to relieve this restriction by reducing the integrated loop filter resistors and then reduce the capacitors only if necessary.

# 3.9 CONFIGURING THE LMX2541 FOR OPTIMAL PERFORMANCE

#### 1. Determine the Channel Spacing (f<sub>CH</sub>)

For a system that has a VCO that tunes over several frequencies, the channel spacing is the tuning increment. In the case that the VCO frequency is fixed, this channel spacing is the greatest number that divides both the VCO frequency and the OSCin frequency.

#### 2. Determine OSCin Frequency (f<sub>OSCin</sub>)

If the OSCin frequency is not already determined, then there are several considerations. A higher frequency is generally, but not always, preferable. One reason for this is that it has a higher slew rate if it is a sine wave. Another reason is that the clock for the VCO frequency calibration is based on the OSCin frequency and in general will run faster for higher OSCin frequencies.

Although a higher OSCin frequency is desirable, there are also reasons to use a lower frequency. If the OSCin frequency is strategically chosen, the worst case

fractional spur channels might fall out of band. Also, if the OSCin frequency can be chosen such that the fractional denominator can avoid factors of 2 and/or 3, the subfractional spurs can be reduced.

#### Determine the Phase Detector Frequency (f<sub>PD</sub>) , Charge Pump Gain (K<sub>PD</sub>) and Fractional Denominator (FDEN)

In general, choose the highest phase detector frequency and charge pump gain, unless it leads to loop filter capacitor values that are unrealistically large for a given loop bandwidth. In this case, reducing either the phase detector frequency or the charge pump gain can yield more feasible capacitor values. Other reasons for not using the highest charge pump gain is to allow some adjustment margin to compensate for changes in the VCO gain or allow the use of Fastlock.

For choosing the fractional denominator, start with FDEN =  $f_{\text{PD}}/f_{\text{CH}}$ . As discussed previously, there might be reasons to choose larger equivalent fractions.

- 4. Design the Loop Filter
- 5. Determine the Modulator Order
- 6. Determine Dithering and Potential Larger Equivalent Fractional Value

#### 3.9 EXTERNAL VCO MODE

The LMX2541 also has provisions to be driven with an external VCO as well. In this mode, the user has the option of using the RFout pin output, although if this pin is used, the VCO input frequency is restricted to 4 GHz. If not used, the RFout pin should be left open. The VCO input is connected to the ExtVCOin pin. Because the internal VCO is not being used, the part option that is being used does not have a large impact on phase noise or spur performance. It is also possible to switch between both Full Chip mode and External VCO mode.

#### 3.10 INTERNAL VCO DIGITAL CALIBRATION TIME

When the LMX2541 is used in full chip mode, the integrated VCO can impact the lock time of the system. This digital calibration chooses the closest VCO frequency band, which typically gets the device within a frequency error 10 MHz or less of the final settling frequency, although this final frequency error can change slightly between the different options of the LMX2541. Once this digital calibration is finished, this remaining frequency error must settle out, and this remaining lock time is dictated by the loop bandwidth.

Based on measured data, this digital calibration time can be approximated by the following formula:

LockTime = A + B/CLK +  $C \cdot \Delta F$  + D·(  $\Delta F$ /CLK )

Symbo1	Value	Units
Locktime	Varies	μs
Α	30	μs
В	3800	μs
С	0.1	None
D	2	μs
ΔF	Varies	MHz
CLK	$f_{OSCin}$ / 2 for 0 $\leq$ $OSC\_FREQ \leq 63$ $f_{OSCin}$ / 4 for 64 $\leq$ $OSC\_FREQ \leq 127$ $f_{OSCin}$ / 8 for 128 $\leq$ $OSC\_FREQ$	None

For example, consider the LMX2541SQ3320E changing from 3600 to 3400 with an OSCin frequency of 100 MHz. In this case,  $\Delta F=200$  (direction of frequency change does not matter),  $f_{\rm OSCin}=100$  MHz, and OSC\_FREQ=100. The calibration circuitry is run at a clock speed of CLK = 100 MHz / 4 = 25 MHz. When this values are substituted in the formula, the resulting lock time is 218  $\mu s$ . After this time, the VCO will be within about 10 MHz of the final frequency and this final frequency error will settle out in an analog fashion. This final frequency error can be slightly different depending on which option of the LMX2541 is being used.

#### 3.11 DIGITAL FSK MODE


The LMX2541 supports 2-level digital frequency shift keying (FSK) modulation. The bit rate is limited by the loop bandwidth

of the PLL loop. As a general rule of thumb, it is desirable to have the loop bandwidth at least twice the bit rate. This is achieved by changing the N counter rapidly between two states. The fractional numerator and denominator are restricted to a length of 12 bits. The 12 LSB's of the numerator and denominator set the center frequency, Fcenter, and the 10 MSB's of the numerator set the frequency deviation, Fdev. The LMX2541 has the ability to switch between two different numerator values based on the voltage at the DATA pin. When DATA is low, the output frequency will be Fcenter – Fdev and when the DATA pin is high the output frequency will be Fcenter + Fdev. A limitation of the FSK mode is the frequency deviation can not cause the N counter to cross integer boundaries. When using FSK mode, the FDM bit needs to be set to zero.

# **Ordering Information**

Device	VCO Range	Part Marking	Order Number	Quantity
			LMX2541SQE2060E	250 Unit Reel
LMX2541SQ2060E	1990 - 2240 MHz	412060E	LMX2541SQ2060E	1000 Unit Reel
			LMX2541SQX2060E	2500 Unit Reel
			LMX2541SQE2380E	250 Unit Reel
LMX2541SQ2380E	2200 - 2530 MHz	412380E	LMX2541SQ2060E	1000 Unit Reel
			LMX2541SQX2380E	2500 Unit Reel
			LMX2541SQE2690E	250 Unit Reel
LMX2541SQ2690E	2490 - 2865 MHz	412690E	LMX2541SQ2690E	1000 Unit Reel
			LMX2541SQX2690E	2500 Unit Reel
			LMX2541SQE3030E	250 Unit Reel
LMX2541SQ3030E	2810 - 3230 MHz	413030E	LMX2541SQ3030E	1000 Unit Reel
			LMX2541SQX3030E	2500 Unit Reel
			LMX2541SQE3320E	250 Unit Reel
LMX2541SQ3320E	3130 - 3600 MHz	413320E	LMX2541SQ3320E	1000 Unit Reel
			LMX2541SQX3320E	2500 Unit Reel
			LMX2541SQE3740E	250 Unit Reel
LMX2541SQ3740E	3480 - 4000 MHz	413740E	LMX2541SQ3740E	1000 Unit Reel
			LMX2541SQX3740E	2500 Unit Reel

## Physical Dimensions inches (millimeters) unless otherwise noted



Consult www.national.com/analog/packaging ->LLP footprints in gerber footprint for more complete information on soldering this device reliably. For reasons of performance and heat dissipation, it sometimes makes sense to put more vias than recommended by these guidelines, but they should always be less than 8 mils (0.008").

Leadless Leadframe Package (NS Package Number SQA36A), (Bottom View)

#### **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic	
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Phase Locked Loops - PLL category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below:

CPLL58-2400-2500 EL4585CN HMC832ALP6GETR ADF4360-8BCPZRL ADF4002BRUZ-RL LMX2541SQ2380E LMX2572LPRHAR LMX2572RHAR LMX1214RHAT ADF41020BCPZ-RL7 ADF4113BRUZ-REEL SI4113-D-GM CY22050KFI CY2XF23FLXIT LMX2430TMX/NOPB NB3N5573DTG SI4123-D-GT SI4112-D-GM SI4123-D-GM CD74HC4046AM CY7B993V-2AXI LMX2491RTWT NB2309AI1DR2G SI4122-D-GM LMX2470SLEX CPLL66-2450-2450 HMC703LP4ETR NJM567D PI6C2409-1HWE ADF5355BCPZ ADF4360-7BCPZ ADF4360-6BCPZ ADF4360-2BCPZRL7 ADF4360-2BCPZ ADF4360-7BCPZRL7 ADF4360-8BCPZ ADF4002BCPZ-RL7 ADF4007BCPZ ADF41020BCPZ ADF4106SCPZ-EP ADF4107BCPZ ADF4108BCPZ-RL7 ADF4113BCPZ ADF4156BCPZ ADF4106BRUZ-R7 ADF4002BRUZ ADF4002BRUZ-RL7 ADF4107BRUZ-REEL7 ADF4111BRUZ-RL7