







#### MSP430FG479, MSP430FG478, MSP430FG477

SLAS580E - OCTOBER 2008 - REVISED MAY 2020

# MSP430FG47x Mixed-Signal Microcontrollers

# 1 Device Overview

# 1.1 Features

- Low supply-voltage range: 1.8 V to 3.6 V
- Ultra-low power consumption
  - Active mode: 262 µA at 1 MHz, 2.2 V
  - Standby mode: 1.1 µA
  - Off mode (RAM retention): 0.1 μA
- Five power-saving modes
- Wakeup from standby mode in less than 6 µs
- 16-bit RISC architecture, extended memory, 125-ns instruction cycle time
- 16-bit sigma-delta analog-to-digital converter (ADC) with internal reference and five differential analog inputs
- Dual 12-bit digital-to-analog converters (DACs)
- Dual configurable operational amplifiers
- Dual configurable operational amplifiers
- 16-bit Timer\_A with three capture/compare registers
- 16-bit Timer\_B with seven capture/compare-withshadow registers
- Two universal serial communication interfaces (USCIs)
  - USCI\_A0
    - Enhanced UART supports automatic baudrate detection
    - IrDA encoder and decoder
    - Synchronous SPI

# 1.2 Applications

- Analog and digital sensor systems
- Digital motor control
- Remote controls

# 1.3 Description

- USCI\_B0
  - I<sup>2</sup>C
  - Synchronous SPI
- Integrated LCD Driver With Contrast Control for Up to 128 Segments
- Brownout detector
- Basic timer with real-time clock (RTC) feature
- Supply Voltage Supervisor/Monitor With Programmable Level Detection
- On-Chip Comparator
- Serial onboard programming, programmable code protection by security fuse
- Bootloader
- Device Comparison summarizes the available family members
  - MSP430FG477: 32KB + 256 bytes of flash, 2KB of RAM
  - MSP430FG478: 48KB + 256 bytes of flash, 2KB of RAM
  - MSP430FG479: 60KB + 256 bytes of flash, 2KB of RAM
- Available in 113-ball MicroStar Junior<sup>™</sup> BGA (ZQW), 113-ball nFBGA (ZCA), and 80-pin QFP (PN) packages (see Device Comparison)
- Thermostats
- Digital timers
- Hand-held meters

The Texas Instruments MSP430<sup>™</sup> family of ultra-low-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency.The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 6 µs.

The MSP430FG47x is a microcontroller configuration with two 16-bit timers, a basic timer with a real-time clock, a high-performance 16-bit sigma-delta ADC, dual 12-bit DACs, two configurable operational amplifiers, two universal serial communication interface, 48 I/O pins, and a liquid crystal display driver.

For complete module descriptions, see the MSP430x4xx Family User's Guide.





### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE <sup>(2)</sup>							
MSP430FG479IPN	LQFP (80)	12 mm × 12 mm							
MSP430FG479IZCA	nFBGA (113)	7 mm × 7 mm							
MSP430FG479IZQW <sup>(3)</sup>	MicroStar Junior™ BGA (113)	7 mm × 7 mm							

(1) For the most current part, package, and ordering information for all available devices, see the *Package Option Addendum* in Section 8, or see the TI website at www.ti.com.

(2) The sizes shown here are approximations. For the package dimensions with tolerances, see the *Mechanical Data* in Section 8.

(3) All orderable part numbers in the ZQW (MicroStar Junior BGA) package have been changed to a status of Last Time Buy. Visit the Product life cycle page for details on this status.

#### 1.4 Functional Block Diagram

Figure 1-1 shows the functional block diagram.




Figure 1-1. Functional Block Diagram



# **Table of Contents**

1	Devid	ce Overview	1
	1.1	Features	1
	1.2	Applications	1
	1.3	Description	
	1.4	Functional Block Diagram	
2	Revis	sion History	4
3	Devid	ce Comparison	5
	3.1	Related Products	
4	Term	inal Configuration and Functions	6
	4.1	Pin Diagrams	<u>6</u>
	4.2	Signal Descriptions	8
5	Spec	ifications	<u>12</u>
	5.1	Absolute Maximum Ratings	<u>12</u>
	5.2	ESD Ratings	<u>12</u>
	5.3	Recommended Operating Conditions	<u>13</u>
	5.4	Supply Current Into $AV_{CC}$ and $DV_{CC}$ Excluding	
		External Current	<u>14</u>
	5.5	Schmitt-Trigger Inputs – Ports P1 to P6, RST/NMI, JTAG (TCK, TMS, TDI/TCLK,TDO/TDI)	16
	5.6	Inputs Px.y, TAx	16
	5.7	Leakage Current – Ports P1 to P6	16
	5.8	Outputs – Ports P1 to P6	17
	5.9	Output Frequency	17
	5.10	Typical Characteristics – Outputs	18
	5.11	Wake-up Timing From LPM3	19
	5.12	POR – Brownout Reset (BOR)	19
	5.13	SVS (Supply Voltage Supervisor and Monitor)	21
	5.14	DCO	23
	5.15	Crystal Oscillator, LFXT1, Low-Frequency Mode	25
	5.16	Crystal Oscillator, LFXT1, High-Frequency Mode	26
	5.17	Crystal Oscillator, XT2 Oscillator, High-Frequency	_
		Mode	<u>26</u>
	5.18	RAM	<u>26</u>
	5.19	LCD_A	<u>27</u>
	5.20	Comparator_A	<u>28</u>
	5.21	Typical Characteristics – Comparator_A	<u>29</u>
	5.22	SD16_A, Power Supply and Recommended	20
	E 00	Operating Conditions	<u>30</u>
	5.23 5.24	SD16_A, Input Range SD16_A, Performance	<u>30</u> 21
	5.24 5.25	SD16_A, Performance	<u>31</u> 31
	5.25	SD16_A, Linearity	31
	5.20 5.27	Typical Characteristics, SD16_A SINAD	51
	0.27	Performance Over OSR	32
	5.28	SD16_A, Temperature Sensor and Built-in $V_{CC}$	_
		Sense	<u>32</u>
	5.29	SD16_A, Built-In Voltage Reference	<u>33</u>

	5.30	SD16_A, Reference Output Buffer	22
	5.30	SD16_A, External Reference Input	<u>33</u> 33
	5.32	12-Bit DAC, Supply Specifications	<u>33</u> 34
	5.33	12-Bit DAC, Linearity Specifications	35
	5.33 5.34	12-Bit DAC, Output Specifications	<u>35</u> 37
	5.35	12-Bit DAC, Reference Input Specifications	37
	5.36	12-Bit DAC, Dynamic Specifications	_
	5.30	12-Bit DAC, Dynamic Specifications Continued	<u>38</u> 39
	5.38	Operational Amplifier OA, Supply Specifications	<u>33</u> 40
	5.39	Operational Amplifier OA, Input/Output	40
	0.00	Specifications	40
	5.40	Operational Amplifier OA, Dynamic Specifications .	41
	5.41	Operational Amplifier OA, Typical Characteristics	41
	5.42	Switches Between OA Terminals and Pins	42
	5.43	OA Typical Characteristics	42
	5.44	Timer_A	42
	5.45	Timer_B	42
	5.46	USCI (UART Mode)	43
	5.47	USCI (SPI Master Mode)	43
	5.48	USCI (SPI Slave Mode)	43
	5.49	USCI (I <sup>2</sup> C Mode)	<u>46</u>
	5.50	Flash Memory	<u>47</u>
	5.51	JTAG Interface	<u>47</u>
	5.52	JTAG Fuse	<u>47</u>
6	Detai	iled Description	<u>48</u>
	6.1	CPU	<u>48</u>
	6.2	Instruction Set	<u>49</u>
	6.3	Operating Modes	<u>50</u>
	6.4	Interrupt Vector Addresses	<u>51</u>
	6.5	Special Function Registers (SFRs)	<u>52</u>
	6.6	Memory Organization	<u>54</u>
	6.7	Bootloader (BSL)	<u>54</u>
	6.8	Flash Memory	<u>54</u>
	6.9	Peripherals	<u>55</u>
	6.10	Input/Output Schematics	<u>62</u>
7	Devi	ce and Documentation Support	<u>86</u>
	7.1	Device Support	<u>86</u>
	7.2	Documentation Support	<u>89</u>
	7.3	Related Links	<u>89</u>
	7.4	Support Resources	<u>89</u>
	7.5	Trademarks	<u>89</u>
	7.6	Electrostatic Discharge Caution	<u>89</u>
	7.7	Export Control Notice	<u>89</u>
	7.8	Glossary	<u>89</u>
8	Mech	nanical, Packaging, and Orderable	
	Infor	mation	<u>90</u>

Page

# 2 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from March 2, 2011 to May 4, 2020

٠	Changes to document format including section numbering and organization	1
•	Throughout the document, added the ZCA package	
•	Added Section 1.2, Applications	1
•	Added Device Information table	2
•	Changed the status of all orderable part numbers in the ZQW package	2
•	Removed former section Development Tool Support	2
•	Moved functional block diagram to Section 1.4.	_
•	Added Section 3, Device Comparison	5
•	Added Section 5 and moved all electrical specifications to it	
•	Added Section 5.2, ESD Ratings	12
•	In Recommended Operating Conditions, added test conditions for TYP values	13
•	In Recommended Operating Conditions, added test conditions for TYP values Changed all instances of "bootstrap loader" to "bootloader" throughout document	54
•	Added Section 7 and moved Trademarks and ESD Caution sections to it	86
•	Added Section 8	90



# 3 Device Comparison

The following table summarizes the available family members.

DEVICE	FLASH (KB)	RAM (KB)	Timer_A	Timer_B	ADC	Op Amp	DAC12	USCI	I/Os	PACKAGE
MSP430FG479	60	2	TA3	TB3	16 bit	2	2	A0, B0	48	PN 80 ZCA 113 ZQW 113
MSP430FG478	48	2	TA3	TB3	16 bit	2	2	A0, B0	48	PN 80 ZCA 113 ZQW 113
MSP430FG477	32	2	TA3	TB3	16 bit	2	2	A0, B0	48	PN 80 ZCA 113 ZQW 113

Table 3-1.	Device	Comparison <sup>(1)(2)</sup>	
------------	--------	------------------------------	--

(1) For the most current device, package, and ordering information for all available devices, see the *Package Option Addendum* in Section 8, or see the TI website at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

#### 3.1 Related Products

For information about other devices in this family of products or related products, see the following links.

Products for TI Microcontrollers TI's low-power and high-performance MCUs, with wired and wireless connectivity options, are optimized for a broad range of applications.

- Products for MSP430 Ultra-Low-Power Microcontrollers One platform. One ecosystem. Endless possibilities. Enabling the connected world with innovations in ultra-low-power microcontrollers with advanced peripherals for precise sensing and measurement.
- Companion Products for MSP430FG479 Review products that are frequently purchased or used in conjunction with this product.
- Reference Designs Find reference designs leveraging the best in TI technology to solve your systemlevel challenges



# 4 Terminal Configuration and Functions

# 4.1 Pin Diagrams

Figure 4-1 shows the pinout for the 80-pin PN package.






Figure 4-1. 80-Pin PN Package (Top View)

6

Figure 4-2 shows the pinout for the 113-pin ZCA and ZQW packages. For pin assignments, see Table 4-1.



NOTE: For the terminal assignments, see Section 4.2.



# 4.2 Signal Descriptions

Table 4-1 describes the device signals.

Table	4-1.	Signal	Descrip	otions
I GOIO		orginar	200011	5010110

	PIN NO.				
SIGNAL NAME	PN	ZCA, ZQW	I/O	DESCRIPTION	
AVCC	52	F12		Analog supply voltage, positive terminal.	
AVSS	53	E12		Analog supply voltage, negative terminal.	
DVCC1	1	A1		Digital supply voltage, positive terminal. Supplies all digital parts.	
DVSS1	79	A3		Digital supply voltage, negative terminal. Supplies all digital parts.	
DVCC2	80	A2		Digital supply voltage, positive terminal. Supplies all digital parts.	
DVSS2	78	B2, B3		Digital supply voltage, negative terminal. Supplies all digital parts.	
				General-purpose digital I/O pin	
P1.0/TA0/OA0RFB	58	C11	I/O	Timer_A, capture: CCI0A input, compare: Out0 output	
FI.0/TA0/OAURFD	50	CII	1/0	Range switch to OA0 output	
				BSL transmit	
				General-purpose digital I/O pin	
				Timer_A, capture: CCI0B input, compare: Out0 output	
P1.1/TA0/MCLK/OA1RFB	57	C12	I/O	MCLK signal output	
				Range switch to OA1 output	
				BSL receive	
				General-purpose digital I/O pin	
	56	D11	I/O	Timer_A, capture: CCI1A input, compare: Out1 output	
P1.2/TA1/A4-/OA0I3 (SW0C)				SD16 negative analog input A4	
				OA0, analog input I3	
				General-purpose digital I/O pin	
				Timer_A, capture: CCI2A input, compare: Out2 output	
P1.3/TBOUTH/SVSOUT/A4+	55	5.40	I/O	Set all PWM digital output ports to high impedance - Timer_B TB0 to TB2	
/ OA1I3 (SW1C)		D12		SVS comparator output	
				SD16 positive analog input A4	
				OA1, analog input I3	
				General-purpose digital I/O pin	
				Timer_B, clock signal TBCLK input	
P1.4/TBCLK/SMCLK/A3-/		_		SMCLK signal output	
OA1I0/DAC1	54	E11	I/O	SD16 negative analog input A3	
				OA1, analog input I0	
				DAC12.1 output	
				General-purpose digital I/O pin	
		_		Timer_A, clock signal TACLK input	
P1.5/TACLK/ ACLK/A3+	51	F11	I/O	ACLK signal output	
				SD16 positive analog input A3	
				General-purpose digital I/O pin	
				Comparator_A input 0	
P1.6/CA0/A2- / OA0I0/DAC0	50	G12	I/O	SD16 negative analog input A2	
				OA0, analog input I0	
				DAC12.0 output	
				General-purpose digital I/O pin	
P1.7/CA1/A2+	49	G11	I/O	Comparator_A input 1	
	-			SD16 positive analog input A2	
		1	1		

Terminal Configuration and Functions

8

Submit Documentation Feedback

Copyright © 2008–2020, Texas Instruments Incorporated

Product Folder Links: MSP430FG479 MSP430FG478 MSP430FG477

PIN NO.		U			
SIGNAL NAME		ZCA,	I/O	DESCRIPTION	
	PN	ZQW			
				General-purpose digital I/O pin	
P2.0/TA2/S1	4	C2, C3	I/O	Timer_A, capture: CCI2A/B input, compare: Out2 output	
				LCD segment output 1	
				General-purpose digital I/O pin	
P2.1/TB0/S0	3	C1	I/O	Timer_B, capture: CCI0A/B input, compare: Out0 output	
				LCD segment output 0	
D0.0/TD4	0	D4	1/0	General-purpose digital I/O pin	
P2.2/TB1	2	B1	I/O	Timer_B, capture: CCI1A/B input, compare: Out1 output	
	77	D4	1/0	General-purpose digital I/O pin	
P2.3/TB2	77	B4	I/O	Timer_B, capture: CCI2A/B input, compare: Out2 output	
				General-purpose digital I/O pin	
P2.4/UCA0TXD/ UCA0SIMO	76	A4	I/O	USCIA transmit data output in UART mode, slave data in/master out in SPI mode	
				General-purpose digital I/O pin	
P2.5/UCA0RXD/ UCA0SOMI	75	D4	I/O	USCI A0 receive data input in UART mode, slave data out/master in in SPI mode	
				General-purpose digital I/O pin	
P2.6/CAOUT/S2	5	D1	I/O	Comparator_A output	
				LCD segment output 2	
D0 7/00			1/0	General-purpose digital I/O pin	
P2.7/S3	6	D2	I/O	LCD segment output 3	
		M12	I/O	General-purpose digital I/O pin	
P3.0/UCB0STE/ UCA0CLK	41			USCI B0 slave transmit enable	
				USCI A0 clock input/output	
				General-purpose digital I/O pin	
P3.1/UCB0SIMO/ UCB0SDA/S26	42	L12	I/O	USCI B0 slave in/master out in SPI mode, SDA I2C data in I2C mode	
00000000000				LCD segment output 26	
				General-purpose digital I/O pin	
P3.2/UCB0SOMI/ UCB0SCL/S27	43	K11	(11 I/O	USCI B0 slave out/master in in SPI mode, SCL I2C clock in I2C mode	
UCB03CL/327				LCD segment output 27	
				General-purpose digital I/O	
P3.3/UCB0CLK/ UCA0STE	44	K12	I/O	USCI B0 clock input/output, USCI A0 slave transmit enable	
				General-purpose digital I/O pin	
P3.4/S28	45	J11	I/O	LCD segment output 28	
				General-purpose digital I/O pin	
P3.5/S29	46	J12	I/O	LCD segment output 29	
				General-purpose digital I/O pin	
P3.6/S30	47	H11	I/O	LCD segment output 30	
				General-purpose digital I/O pin	
P3.7/S31	48	H12	I/O	LCD segment output 31	
				General-purpose digital I/O pin	
P4.0/S11	18	K2	I/O	LCD segment output 11	
				General-purpose digital I/O pin	
P4.1/S10	17	K1	I/O	LCD segment output 10	
				General-purpose digital I/O pin	
P4.2/S9	16	J2	I/O	LCD segment output 9	
L		ļ			

# Table 4-1. Signal Descriptions (continued)

Copyright © 2008–2020, Texas Instruments Incorporated

	PIN	NO.		
SIGNAL NAME	PN	ZCA, ZQW	I/O	DESCRIPTION
P4.3/S8	15	J1	I/O	General-purpose digital I/O pin
				LCD segment output 8
P4.4/S7	14	H2	I/O	General-purpose digital I/O pin
				LCD segment output 7
P4.5/S6	13	H1	I/O	General-purpose digital I/O pin
				LCD segment output 6
P4.6/S5	12	G2	I/O	General-purpose digital I/O pin
				LCD segment output 5 General-purpose digital I/O pin
P4.7/S4	11	G1	1 I/O LCD segment output 4	
COM0	33	L8	0	Common output, COM0- 3 are used for LCD backplanes
COMO		LO	0	General-purpose digital I/O pin
P5.0/S20	27	L5	I/O	LCD segment output 20
				General-purpose digital I/O pin
P5.1/S21	28	M5	I/O	LCD segment output 21
				General-purpose digital I/O pin
P5.2/COM1	34	M8	I/O	common output, COM0- 3 are used for LCD backplanes
				General-purpose digital I/O pin
P5.3/COM2	35	L9	I/O	common output, COM0- 3 are used for LCD backplanes
	P5.4/COM3 36 M9			General-purpose digital I/O pin
P5.4/COM3			I/O	common output, COM0- 3 are used for LCD backplanes
				Capacitor connection for LCD charge pump
LCDCAP/R33	37	<b>J</b> 9	I/O	input port of most positive analog LCD level (V4)
				General-purpose digital I/O pin
P5.5/R23	38	M10	I/O	input port of the second most positive analog LCD level (V3)
				General-purpose digital I/O pin
P5.6/LCDREF/ R13	39	L10	I/O	External LCD reference voltage input
				input port of the third most positive analog LCD level (V3 or V2)
DE 7/D00	40		1/0	General-purpose digital I/O pin
P5.7/R03	40	M11	I/O	input port of the fourth most positive analog LCD level (V1)
				General-purpose digital I/O pin
P6.0/A0+/OA0O	67	B8	I/O	SD16 positive analog input A0
				OA0, output
				General-purpose digital I/O pin
P6.1/A0- /OA0FB	66	B9	I/O	SD16 positive negative input A0
				OA0, analog input feedback
	65	A9	I/O	General-purpose digital I/O pin
P6.2/OA0I1 (SW0A)	05	A9	1/0	OA0, analog input I1
				General-purpose digital I/O pin
P6.3/A1+/OA1O	64	D9	I/O	SD16 positive analog input A1
				OA1, output
		A10		General-purpose digital I/O pin
P6.4/A1- /OA1FB	63		I/O	SD16 positive negative input A1
				OA1, analog input feedback
P6.5/OA0I2 (SW0B)	62	B10	I/O	General-purpose digital I/O pin
	52	210		OA0, analog input I2

# Table 4-1. Signal Descriptions (continued)

10 Terminal Configuration and Functions

Submit Documentation Feedback

Copyright © 2008–2020, Texas Instruments Incorporated



	PIN NO.				
SIGNAL NAME	PN	ZCA, ZQW	I/O	DESCRIPTION	
P6.6/OA1I1 (SW1A)	61	A11	I/O	General-purpose digital I/O pin	
	01	,,,,,		OA1, analog input I1	
				General-purpose digital I/O pin	
P6.7/OA1I2/ SVSIN (SW1B)	59	B12	I/O	OA1, analog input I2	
				SVS input	
S12	19	L1	0	LCD segment output 12	
S13	20	M1	0	LCD segment output 13	
S14	21	M2	0	LCD segment output 14	
S15	22	M3	0	LCD segment output 15	
S16	23	L3	0	LCD segment output 16	
S17	24	L4	0	LCD segment output 17	
S18	25	M4	0	LCD segment output 18	
S19	26	J4	0	LCD segment output 19	
S22	29	L6	0	LCD segment output 22	
S23	30	M6	0	LCD segment output 23	
S24	31	L7	0	LCD segment output 24	
S25	32	M7	0	LCD segment output 25	
GND	7	E2		Ground. It is used to shield the oscillator. See Note 1.	
XIN	8	E1	Ι	Input port for crystal oscillator XT1. Standard or watch crystals can be connected.	
XOUT	9	F1	0	Output port for crystal oscillator XT1. Standard or watch crystals can be connected.	
GND	10	F2		Ground. It is used to shield the oscillator. <sup>(1)</sup>	
VREF	60	A12	0	Input for an external reference voltage/internal reference voltage output	
RST/NMI	74	B5	I	Reset input, nonmaskable interrupt input port, or bootloader start (in flash devices).	
тск	73	A5	Ι	Test clock (JTAG). TCK is the clock input port for device programming test and bootloader start.	
TDI/TCLK	71	A6	Ι	Test data input or test clock input. The device protection fuse is connected to TDI/TCLK.	
TDO/TDI	70	B7	I/O	Test data output port. TDO/TDI data output or programming data input terminal.	
TMS	72	B6	Ι	Test mode select. TMS is used as an input port for device programming and test.	
XT2OUT	68	A8	0	Output terminal of crystal oscillator XT2	
XT2IN	69	A7	Ι	Input port for crystal oscillator XT2	
Reserved	NA	B11, D6, D7, D8, E4, E5, E6, E7, F8, E9, F4, F5, F8, F9, G4, G5,G8, G9, H4, H5, H6, H7, H8, H9, J5, J6, J7, J8, L2, L1		Unused BGA balls. Connection to DVSS/AVSS recommended.	

# Table 4-1. Signal Descriptions (continued)

(1) It is recommended to connect GND externally to  $\mathsf{DV}_{\mathsf{SS}}.$ 

Copyright © 2008–2020, Texas Instruments Incorporated

# 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT		
Voltage applied at $V_{CC}$ to $V_{SS}$		-0.3	4.1	V		
Voltage applied to any pin <sup>(2)</sup>		-0.3	V <sub>CC</sub> + 0.3	V		
Diode current at any device terminal			±2	±2 mA		
Characterizations T (3)	Unprogrammed device	-55	150	*		
Storage temperature, T <sub>stg</sub> <sup>(3)</sup>	Programmed device	-40	85	°C		

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are referenced to V<sub>SS</sub>. The JTAG fuse-blow voltage, V<sub>FB</sub>, is allowed to exceed the absolute maximum rating. The voltage is applied to the TDI/TCLK pin when blowing the JTAG fuse.

(3) Higher temperature may be applied during board soldering process according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

# 5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatia discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±250	v

 JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±1000 V may actually have higher performance.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±250 V may actually have higher performance.



#### www.ti.com

### 5.3 Recommended Operating Conditions

Typical values are specified at  $V_{CC}$  = 3.3 V and  $T_A$  = 25°C (unless otherwise noted)

				MIN	NOM	MAX	UNIT	
		During program execution (AV <sub>C</sub>	$_{\rm C}$ = DV <sub>CC1</sub> = DV <sub>CC2</sub> = V <sub>CC</sub> )	1.8		3.6		
V <sub>CC</sub>	Supply voltage	During flash memory programm $V_{CC}$ )	ing $(AV_{CC} = DV_{CC1} = DV_{CC2} =$	2.7		3.6	V	
$V_{SS}$ Supply ground (AV <sub>SS</sub> = DV <sub>SS1</sub> = DV <sub>SS2</sub> = V <sub>SS</sub> )			0		0	V		
T <sub>A</sub>	Operating free-air t	emperature range	-40		85	°C		
			LF selected, XTS_FLL = 0	Watch crystal		32.768		kHz
f <sub>(LFXT1)</sub>	LFXT1 crystal frequency <sup>(1)</sup>	XT1 selected, XTS_FLL = 1	Ceramic resonator	0.45		6		
	nequency	XT1 selected, XTS_FLL = 1	Crystal	1		6	MHz	
	VTO an a lat frame		Ceramic resonator	0.45		8		
f <sub>(XT2)</sub>	XT2 crystal freque	ncy	Crystal	1		8	MHz	
4			V <sub>CC</sub> = 1.8 V	DC		4.15		
f <sub>(System)</sub> Processor frequ	Processor frequent	bcessor frequency (MCLK, ACLK, SMCLK) $V_{CC} = 2.5 V$		DC		8	MHz	

(1) In LF mode, the LFXT1 oscillator requires a watch crystal. In XT1 mode, LFXT1 accepts a ceramic resonator or a crystal.




Figure 5-1. Frequency vs Supply Voltage

# www.ti.com

#### 5.4 Supply Current Into $AV_{cc}$ and $DV_{cc}$ Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITION	V <sub>cc</sub>	MIN	ТҮР	МАХ	UNIT
	Active mode <sup>(1)</sup>		2.2 V	· · · · ·	262	295	
I <sub>(AM)</sub>	$\begin{array}{l} f_{(MCLK)} = f_{(SMCLK)} = 1 \ \text{MHz}, \\ f_{(ACLK)} = 32768 \ \text{Hz}, \\ XTS = 0, \ \text{SELM} = 0 \ \text{or} \ 1 \end{array}$	T <sub>A</sub> = −40°C to 85°C	3 V		420	460	μA
1	Low power mode (LPM0) <sup>(1)</sup>	$T_A = -40^{\circ}C$ to	2.2 V		32	62	μA
I <sub>(LPM0)</sub>		85°C	3 V		51	77	μΑ
	Low-power mode (LPM2),	$T_A = -40^{\circ}C$ to	2.2 V		5	9	
I <sub>(LPM2)</sub>	$f_{(MCLK)} = f_{(SMCLK)} = 0 \text{ MHz}, \\ f_{(ACLK)} = 32768 \text{ Hz}, \text{ SCG0} = 0^{(2)}$	85°C	3 V		7	13	μA
		$T_A = -40^{\circ}C$			1.0	1.8	
		$T_A = 25^{\circ}C$	0.01/		1.0	1.8	
	Low-power mode (LPM3), $f_{(MCLK)} = f_{(SMCLK)} = 0$ MHz, $T_A = 60^{\circ}C$	- 2.2 V -		1.1	2.0		
	$f_{(ACLK)} = 1_{(SMCLK)} = 0$ MHz, $f_{(ACLK)} = 32768$ Hz, SCG0 = 1,	$T_A = 85^{\circ}C$			2.3	4.0	μA
I <sub>(LPM3)</sub>	Basic Timer1 enabled, ACLK selected, LCD_A enabled, LCDCPEN = 0,	$T_A = -40^{\circ}C$	3V		1.2	2.0	
	(static mode, $f_{LCD} = f_{(ACLK)}/32$ ) <sup>(2)</sup> (3)	$T_A = 25^{\circ}C$			1.2	2.0	
		$T_A = 60^{\circ}C$	3 V		1.4	2.2	
		$T_A = 85^{\circ}C$			2.7	4.5	
		$T_A = -40^{\circ}C$			1.0	3.0	-
	Low-power mode (LPM3), f <sub>(MCLK)</sub> = f <sub>(SMCLK)</sub> = 0 MHz,	$T_A = 25^{\circ}C$	2.2 V		1.1	3.2	
1	$f_{(ACLK)} = 32768 \text{ Hz}, \text{ SCG0} = 1,$	T <sub>A</sub> = 85°C			3.5	6.0	
I <sub>(LPM3)</sub>	Basic Timer1 enabled, ACLK selected, LCD_A enabled, LCDCPEN = 0,	$T_A = -40^{\circ}C$			1.8	3.3	
	(4-mux mode; $f_{LCD} = f_{(ACLK)}/32)^{(2)}$ (3)	$T_A = 25^{\circ}C$	3 V		2.0	4.0	
		T <sub>A</sub> = 85°C			4.2	7.5	
		$T_A = -40^{\circ}C$			0.1	0.5	
		$T_A = 25^{\circ}C$	2.2 V		0.1	0.5	
		$T_A = 60^{\circ}C$	2.2 V		0.7	1.1	μA
I <sub>(LPM4)</sub>	Low-power mode (LPM4),	$T_A = 85^{\circ}C$			1.7	3.0	
	$      f_{(MCLK)} = 0 \text{ MHz}, \      f_{(SMCLK)} = 0 \text{ MHz}, \\       f_{(ACLK)} = 0 \text{ Hz}, \  SCG0 = 1^{(2)} $	$T_A = -40^{\circ}C$	- 3 V -		0.1	0.8	
	N - 7	$T_A = 25^{\circ}C$			0.1	0.8	
		$T_A = 60^{\circ}C$			0.8	1.2	
		T <sub>A</sub> = 85°C			1.5	3.5	

(1) Timer\_A is clocked by  $f_{(DCOCLK)} = 1$  MHz. All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current. (2) All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current.

(3)

The LPM3 currents are characterized with a Micro Crystal CC4V-T1A (9 pF) crystal and OSCCAPx = 1h.

Current consumption of active mode versus system frequency:

 $I_{(AM)} = I_{(AM) [1 MHz]} \times f_{(System)} [MHz]$ 

Current consumption of active mode versus supply voltage:

 $I_{(AM)} = I_{(AM) [3 V]} + 200 \ \mu A/V \times (V_{CC} - 2.2 \ V)$ 




Figure 5-2. I<sub>LPM4</sub> – LPM4 Current vs Temperature

# 5.5 Schmitt-Trigger Inputs – Ports P1 to P6, RST/NMI, JTAG (TCK, TMS, TDI/TCLK, TDO/TDI)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V <sub>IT+</sub>	Depitive going input threshold voltage	$V_{CC} = 2.2 V$	1.1	1.55	V
	Positive-going input threshold voltage	$V_{CC} = 3 V$	1.5	1.98	v
V	Negative going input threshold voltage	$V_{CC} = 2.2 V$	0.4	0.9	V
VIT-	V <sub>IT</sub> Negative-going input threshold voltage	$V_{CC} = 3 V$	0.9	1.3	v
V <sub>hys</sub>	$ \mathbf{r}_{\mathbf{r}}_{\mathbf{r}_{\mathbf{r}}}}}}}}}}$	$V_{CC} = 2.2 V$	0.3	1.1	V
	Input voltage hysteresis (V <sub>IT+</sub> – V <sub>IT-</sub> )	$V_{CC} = 3 V$	0.5	1	v

# 5.6 Inputs Px.y, TAx

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	MAX	UNIT
	External intervent timina	Port P1, P2: P1.x to P2.x, external trigger signal for the interrupt flag <sup>(1)</sup>	2.2 V	62		20
t <sub>(int)</sub>	External interrupt timing	for the interrupt flag <sup>(1)</sup>	3 V	50		ns
	t <sub>(cap)</sub> Timer_A capture timing	TA0, TA1, TA2	2.2 V	62		20
l(cap)			3 V	50		ns
f <sub>(TAext)</sub>	Timer_A clock frequency externally		2.2 V		8	MHz
f <sub>(TBext)</sub>	applied to pin	TACLK, INCLK $t_{(H)} = t_{(L)}$	3 V		10	IVITIZ
f <sub>(TAint)</sub>		SMCLK or ACLK signal salested	2.2 V		8	MHz
f <sub>(TBint)</sub>	Timer A clock frequency	SMCLK or ACLK signal selected	3 V		10	

(1) The external signal sets the interrupt flag every time the minimum t<sub>(int)</sub> parameters are met. It may be set even with trigger signals shorter than t<sub>(int)</sub>.

# 5.7 Leakage Current – Ports P1 to P6

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

PARAMETER	TEST CONDIT	IONS	MIN	MAX	UNIT
I <sub>lkg(Px.y)</sub> Leakage current, Port Px	V <sub>(Px.y)</sub> <sup>(2)</sup>	$V_{CC}$ = 2.2 V, 3 V		±50	nA

(1) The leakage current is measured with  $V_{SS}$  or  $V_{CC}$  applied to the corresponding pins, unless otherwise noted.

(2) The port pin must be selected as input.



www.ti.com

# 5.8 Outputs – Ports P1 to P6

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
		$I_{OH(max)} = -1.5 \text{ mA}, V_{CC} = 2.2 \text{ V}^{(1)}$	V <sub>CC</sub> – 0.25	V <sub>CC</sub>	
	$I_{OH(max)} = -6 \text{ mA}, V_{CC} = 2.2 \text{ V}^{(2)}$	$V_{CC} - 0.6$	V <sub>CC</sub>	V	
	$I_{OH(max)} = -1.5 \text{ mA}, V_{CC} = 3 \text{ V}^{(1)}$	V <sub>CC</sub> – 0.25	V <sub>CC</sub>	v	
		$I_{OH(max)} = -6 \text{ mA}, V_{CC} = 3 \text{ V}^{(2)}$	V <sub>CC</sub> – 0.6	V <sub>CC</sub>	
		$I_{OL(max)}$ = 1.5 mA, $V_{CC}$ = 2.2 V <sup>(1)</sup>	V <sub>SS</sub>	V <sub>SS</sub> + 0.25	
V		$I_{OL(max)} = 6 \text{ mA}, V_{CC} = 2.2 \text{ V}^{(2)}$	V <sub>SS</sub>	V <sub>SS</sub> + 0.6	V
V <sub>OL</sub> Low-level output voltage	Low-level output voltage	$I_{OL(max)} = 1.5 \text{ mA}, V_{CC} = 3 \text{ V}^{(1)}$	V <sub>SS</sub>	V <sub>SS</sub> + 0.25	v
	$I_{OL(max)} = 6 \text{ mA}, V_{CC} = 3 V^{(2)}$	V <sub>SS</sub>	V <sub>SS</sub> + 0.6		

(1) The maximum total current, I<sub>OH(max)</sub> and I<sub>OL(max)</sub>, for all outputs combined, should not exceed ±12 mA to satisfy the maximum specified voltage drop.

(2) The maximum total current, I<sub>OH(max)</sub> and I<sub>OL(max)</sub>, for all outputs combined, should not exceed ±48 mA to satisfy the maximum specified voltage drop.


#### 5.9 Output Frequency

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT	
f <sub>(Px.y)</sub>	1 ≤ x ≤ 6, 0 ≤ y ≤ 7	$C_L = 20 \text{ F}, I_L = \pm 1.5 \text{ mA}$	V <sub>CC</sub> = 2.2 V, 3 V	DC		f <sub>System</sub>	MHz
f <sub>(MCLK)</sub>	P1.1/TA0/MCLK	C <sub>L</sub> = 20 pF	C <sub>L</sub> = 20 pF			f <sub>System</sub>	MHz
Data and a factoria	Duty avala of output		$f_{(MCLK)} = f_{(XT1)}$	40%		60%	
t <sub>(Xdc)</sub>	Duty cycle of output frequency	P1.1/TA0/MCLK, C <sub>L</sub> = 20 pF, V <sub>CC</sub> = 2.2 V, 3 V	$f_{(MCLK)} = f_{(DCOCLK)}$	50% – 15 ns	50%	50%+ 15 ns	

## 5.10 Typical Characteristics – Outputs

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)





#### www.ti.com

#### 5.11 Wake-up Timing From LPM3

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CON	MIN MAX	UNIT	
		f = 1 MHz		6	
t <sub>d(LPM3)</sub>	Delay time	f = 2 MHz	V <sub>CC</sub> = 2.2 V, 3 V	6	μs
		f = 3 MHz		6	

### 5.12 POR – Brownout Reset (BOR)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT		
t <sub>d(BOR)</sub>				2000	μs		
V <sub>CC(start)</sub>		$dV_{CC}/dt \le 3$ V/s (see Figure 5-7)	0.7 × V <sub>(B_IT-)</sub>		V		
V <sub>(B_IT-)</sub>	Brownout <sup>(2)</sup>	$dV_{CC}/dt \le 3$ V/s (see Figure 5-7 through Figure 5-9)		1.71	V		
V <sub>hys(B_IT-)</sub>		$dV_{CC}/dt \le 3$ V/s (see Figure 5-7)			mV		
t <sub>(reset)</sub>		Pulse duration needed at RST/NMI pin to accepted reset internally, $V_{CC}$ = 2.2 V, 3 V	2		μs		

(1) The current consumption of the brownout module is already included in the I<sub>CC</sub> current consumption data. The voltage level  $V_{(B_{-}|T_{-})} + V_{hys(B_{-}|T_{-})} \le 1.89 \text{ V}.$ 

(2) During power up, the CPU begins code execution following a period of t<sub>d(BOR)</sub> after V<sub>CC</sub> = V<sub>(B\_T-)</sub> + V<sub>hys(B\_T-)</sub>. The default FLL+ settings must not be changed until V<sub>CC</sub> ≥ V<sub>CC(min)</sub>, where V<sub>CC(min)</sub> is the minimum supply voltage for the desired operating frequency. See the *MSP430x4xx Family User's Guide* (SLAU056) for more information on the brownout and SVS circuit.





Figure 5-7. POR, BOR vs Supply Voltage








Figure 5-9. V<sub>CC(drop)</sub> Level With a Triangle Voltage Drop to Generate a POR or BOR Signal

ÈXAS

NSTRUMENTS

www.ti.com



# 5.13 SVS (Supply Voltage Supervisor and Monitor)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
4	dV <sub>CC</sub> /dt > 30 V/ms (see Figure 5-10)		5		150	
t <sub>(SVSR)</sub>	dV <sub>CC</sub> /dt ≤ 30 V/ms	$dV_{CC}/dt \le 30 V/ms$			2000	μs
t <sub>d(SVSon)</sub>	SVS on, switch from VLD = 0 to VLD $\neq$ 0, V <sub>CC</sub> = 3 V		20		150	μs
t <sub>settle</sub>	$VLD \neq 0^{(1)}$				12	μs
V <sub>(SVSstart)</sub>	VLD $\neq$ 0, V <sub>CC</sub> /dt $\leq$ 3 V/s (see Figure 5-10)			1.55	1.7	V
		VLD = 1	70	120	210	mV
V <sub>hys(SVS_IT-)</sub>	$V_{CC}/dt \le 3 V/s$ (see Figure 5-10)	VLD = 2 to 14	V <sub>(SVS_IT-)</sub> × 0.001		V <sub>(SVS_IT-)</sub> × 0.016	
	$V_{CC}/dt \le 3$ V/s (see Figure 5-10), external voltage applied on A7	VLD = 15	4.4		20	mV
		VLD = 1	1.8	1.9	2.05	
		VLD = 2	1.94	2.1	2.23	
		VLD = 3	2.05	2.2	2.37	
		VLD = 4	2.14	2.3	2.48	
		VLD = 5	2.24	2.4	2.6	
		VLD = 6	2.33	2.5	2.71	
		VLD = 7	2.46	2.65	2.86	
V <sub>(SVS_IT-)</sub>	$V_{CC}/dt \le 3 \text{ V/s}$ (see Figure 5-10)	VLD = 8	2.58	2.8	3	V
•(3V5_11-)		VLD = 9	2.69	2.9	3.13	•
		VLD = 10	2.83	3.05	3.29	-
		VLD = 11	2.94	3.2	3.42	
		VLD = 12	3.11	3.35	3.61 <sup>(2)</sup>	
		VLD = 13	3.24	3.5	3.76 <sup>(2)</sup>	
		VLD = 14	3.43	3.7 <sup>(2)</sup>	3.99 <sup>(2)</sup>	
	$V_{CC}/dt \le 3$ V/s (see Figure 5-10), external voltage applied on A7	VLD = 15	1.1	1.2	1.3	
I <sub>CC(SVS)</sub> <sup>(3)</sup>	$VLD \neq 0, V_{CC} = 2.2 V, 3 V$			10	15	μA

t<sub>settle</sub> is the settling time that the comparator output needs to have a stable level after VLD is switched from VLD ≠ 0 to a different VLD value from 2 to 15. The overdrive is assumed to be > 50 mV.

(2) The recommended operating voltage range is limited to 3.6 V.

(3) The current consumption of the SVS module is not included in the I<sub>CC</sub> current consumption data.




Figure 5-10. SVS Reset (SVSR) vs Supply Voltage




Figure 5-11. V<sub>CC(drop)</sub> with a Square Voltage Drop and a Triangle Voltage Drop to Generate an SVS Signal

Texas

NSTRUMENTS

www.ti.com

RUMENTS


#### 5.14 DCO

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
f(DCOCLK)	$N_{(DCO)} = 01Eh, FN_8 = FN_4 = FN_3 = FN_2 = 0, D = 2, DCOPLUS = 0$	2.2 V, 3 V		1		MHz
f	FN_8 = FN_4 = FN_3 = FN_2 = 0, DCOPLUS = 1	2.2 V	0.3	0.65	1.25	MHz
f(DCO = 2)	$FN_0 = FN_4 = FN_3 = FN_2 = 0, DCOFL03 = 1$	3 V	0.3	0.7	1.3	
£	FN_8 = FN_4 = FN_3 = FN_2 = 0, DCOPLUS = 1 <sup>(1)</sup>	2.2 V	2.5	5.6	10.5	MHz
f(DCO = 27)	$FN_0 = FN_4 = FN_3 = FN_2 = 0, DCOFLOS = 1.7$	3 V	2.7	6.1	11.3	
f	FN 8 = FN 4 = FN 3 = FN 2 = 1, DCOPLUS = 1	2.2 V	0.7	1.3	2.3	MHz
f(DCO = 2)	114_0 = 114_4 = 114_0 = 114_2 = 1, DOOI 200 = 1	3 V	0.8	1.5	2.5	
frage	FN_8 = FN_4 = FN_3 = FN_2 = 1, DCOPLUS = 1 <sup>(1)</sup>	2.2 V	5.7	10.8	18	MHz
f <sub>(DCO = 27)</sub>	$110_0 = 110_4 = 110_0 = 110_2 = 1, DOOFLOG = 100_0$	3 V	6.5	12.1	20	
$f_{(DCO = 2)}$	FN 8 = FN 4 = 0, FN 3 = 1, FN 2 = x, DCOPLUS = 1	2.2 V	1.2	2	3	MHz
(DCO = 2)	$110_0 = 110_4 = 0, 110_5 = 1, 110_2 = 1, 0001005 = 1$	3 V	1.3	2.2	3.5	
f <sub>(DCO = 27)</sub>	FN 8 = FN 4 = 0, FN 3 = 1, FN 2 = x, DCOPLUS = 1 <sup>(1)</sup>	2.2 V	9	15.5	25	MHz
		3 V	10.3	17.9	28.5	
,	FN_8 = 0, FN_4 = 1, FN_3 = FN_2 = x, DCOPLUS = 1	2.2 V	1.8	2.8	4.2	MHz
f <sub>(DCO = 2)</sub>		3 V	2.1	3.4	5.2	
£	FN 8 = 0. FN 4 = 1. FN 3 = FN 2 = x. DCOPLUS = $1^{(1)}$	2.2 V	13.5	21.5	33	MHz
f(DCO = 27)	$FN_0 = 0, FN_4 = 1, FN_5 = FN_2 = 3, DOOFLOS = 177$	3 V	16	26.6	41	
4	FN 8 = 1, FN 4 = 1 = FN 3 = FN 2 = x, DCOPLUS = 1	2.2 V	2.8	4.2	6.2	MHz
f <sub>(DCO = 2)</sub>	$FN_6 = 1$ , $FN_4 = 1 = FN_3 = FN_2 = x$ , DCOPLOS = 1	3 V	4.2	6.3	9.2	IVITIZ
4	EN 9 4 EN 4 4 EN 2 EN 2 × DCODUUS 4 <sup>(1)</sup>	2.2 V	21	32	46	MHz
f <sub>(DCO = 27)</sub>	FN_8 = 1, FN_4 = 1 = FN_3 = FN_2 = x, DCOPLUS = 1 <sup>(1)</sup>	3 V	30	46	70	IVITIZ
e	Step size between adjacent DCO taps:	1 < TAP ≤ 20	1.06		1.11	
S <sub>n</sub>	$S_n = f_{DCO(Tap n+1)} / f_{DCO(Tap n)}$ (see Figure 5-13 for taps 21 to 27)	TAP = 27	1.07		1.17	
	Temperature drift, N <sub>(DCO)</sub> = 01Eh,	2.2 V	-0.2	-0.3	-0.4	%/°C
Dt	$FN_8 = FN_4 = FN_3 = FN_2 = 0$ , D = 2, DCOPLUS = $0^{(2)}$	3 V	-0.2	-0.3	-0.4	‰/°C
D <sub>V</sub>	Drift with V <sub>CC</sub> variation, N <sub>(DCO)</sub> = 01Eh, FN_8 = FN_4 = FN_3 = FN_2 = 0, D = 2, DCOPLUS = $0^{(2)}$		0	5	15	%/V

Do not exceed the maximum system frequency. This parameter is not production tested.

(1) (2)








Figure 5-13. DCO Tap Step Size




Figure 5-14. Five Overlapping DCO Ranges Controlled by FN\_x Bits

### 5.15 Crystal Oscillator, LFXT1, Low-Frequency Mode

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) <sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
f <sub>LFXT1,LF</sub>	LFXT1 oscillator crystal frequency, LF mode 0, 1	XTS = 0, LFXT1Sx = 0 or 1	1.8 V to 3.6 V		32768		Hz
OA <sub>LF</sub>	Oscillation allowance for LF crystals	$\begin{array}{l} XTS = 0, \ LFXT1Sx = 0, \\ f_{LFXT1,LF} = 32768 \ \text{kHz}, \\ C_{L,\text{eff}} = 6 \ \text{pF} \end{array}$			500		kΩ
		$\begin{array}{l} XTS = 0, \ LFXT1Sx = 0, \\ f_{LFXT1,LF} = 32768 \ \text{kHz}, \\ C_{L,\text{eff}} = 12 \ \text{pF} \end{array}$			200		K12
	Integrated effective load	XTS = 0, XCAPx = 0			1		
0		XTS = 0, XCAPx = 1			5.5		
C <sub>L,eff</sub>	capacitance, LF mode <sup>(2)</sup>	XTS = 0, XCAPx = 2			8.5		pF
		XTS = 0, XCAPx = 3			11		
	Duty cycle, LF mode	$XTS = 0$ , Measured at P1.5/ACLK, $f_{LFXT1,LF} = 32768Hz$	2.2 V, 3 V	30	50	70	%
f <sub>Fault,LF</sub>	Oscillator fault frequency, LF mode $^{(3)}$	$\begin{array}{l} XTS=0,XCAPx=0,\\ LFXT1Sx=3^{(4)} \end{array}$					
			2.2 V, 3 V	10		10000	Hz

(1) To improve EMI on the low-power LFXT1 oscillator, particularly in the LF mode (32 kHz), the following guidelines should be observed.

- Keep the trace between the MCU and the crystal as short as possible.
- Design a good ground plane around the oscillator pins.
- Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
- Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
- Use assembly materials and processes that avoid any parasitic load on the oscillator XIN and XOUT pins.
- If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
   Do not route the XOLIT line to the ITAC begins to guarant the social programming adaptor as shown in other documentation.
- Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.
- (2) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Since the PCB adds additional capacitance it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup the effective load capacitance should always match the specification of the used crystal.
- (3) Frequencies below the MIN specification set the fault flag, frequencies above the MAX specification do not set the fault flag, and frequencies in between might set the flag.
- (4) Measured with logic level input frequency but also applies to operation with crystals.

#### 5.16 Crystal Oscillator, LFXT1, High-Frequency Mode

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
f <sub>LFXT1</sub>	LFXT1 oscillator crystal frequency	Ceramic resonator	1.8 V to 3.6 V	0.45		8	MHz
		Crystal resonator	1.8 V to 3.6 V	1		8	
C <sub>L,eff</sub>	Integrated effective load capacitance, HF mode <sup>(1)(2)</sup>				1		pF
	Duty cycle	Measured at P1.5/ACLK	2.2 V, 3 V	40	50	60	%

(1) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup the effective load capacitance should always match the specification of the used crystal.

(2) Requires external capacitors at both terminals. Values are specified by crystal manufacturers.

# 5.17 Crystal Oscillator, XT2 Oscillator, High-Frequency Mode

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
£	XT2 oscillator crystal frequency	Ceramic resonator	1.8 V to 3.6 V	0.45		8	MHz
f <sub>XT2</sub>		Crystal resonator	1.8 V to 3.6 V	1		8	IVIEZ
C <sub>L,eff</sub>	Integrated effective load capacitance, HF mode <sup>(1)(2)</sup>				1		pF
	Duty cycle	Measured at P1.4/SMCLK	2.2 V, 3 V	40	50	60	%

(1) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup the effective load capacitance should always match the specification of the used crystal.

(2) Requires external capacitors at both terminals. Values are specified by crystal manufacturers.

# 5.18 RAM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
VRAMh	CPU halted <sup>(1)</sup>	1.6	V

(1) This parameter defines the minimum supply voltage when the data in program memory RAM remain unchanged. No program execution should take place during this supply voltage condition.



#### 5.19 LCD\_A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
V <sub>CC(LCD)</sub>	Supply voltage	Charge pump enabled (LCDCPEN = 1, VLCDx > 0000)		2.2		3.6	V
C <sub>LCD</sub>	Capacitor on LCDCAP <sup>(1)</sup>	Charge pump enabled (LCDCPEN = 1, VLCDx > 0000)		4.7			μF
I <sub>CC(LCD)</sub>	Average supply current <sup>(2)</sup>	$ \begin{array}{l} V_{LCD(typ)}=3 \text{ V}, \text{ LCDCPEN}=1,\\ \text{VLCDx}=1000, \text{ all segments on, } f_{LCD}=f_{ACLK}\!/32,\\ \text{no LCD connected}^{(3)},  T_{A}=25^{\circ}\text{C} \end{array} $	2.2 V		3.8		μA
f <sub>LCD</sub>	LCD frequency					1.1	kHz
		VLCDx = 0000			V <sub>CC</sub>		
		VLCDx = 0001			2.60		
		VLCDx = 0010			2.66		
		VLCDx = 0011			2.72		
		VLCDx = 0100			2.78		
		VLCDx = 0101			2.84		
		VLCDx = 0110			2.90		
N/		VLCDx = 0111			2.96		V
V <sub>LCD</sub>	LCD voltage	VLCDx = 1000			3.02		V
		VLCDx = 1001			3.08		
		VLCDx = 1010			3.14		
		VLCDx = 1011			3.20		
		VLCDx = 1100			3.26		
	Ν	VLCDx = 1101			3.32		
		VLCDx = 1110			3.38		
		VLCDx = 1111			3.44	3.60	
R <sub>LCD</sub>	LCD driver output impedance	$V_{LCD}\text{=}$ 3 V, CPEN = 1, VLCDx = 1000, $I_{LOAD}$ = $\pm10~\mu\text{A}$	2.2 V			10	kΩ

Enabling the internal charge pump with an external capacitor smaller than the minimum specified might damage the device. (1)

(2) (3) Refer to the supply current specifications  $I_{(LPM3)}$  for additional current specifications with the LCD\_A module active. Connecting an actual display increases the current consumption depending on the size of the LCD.

# 5.20 Comparator\_A<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


F	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
			2.2 V		25	40	
I <sub>(CC)</sub>		CAON = 1, $CARSEL = 0$ , $CAREF = 0$	3 V		45	60	μA
		CAON = 1, CARSEL = 0, CAREF = (1, 2, 3),	2.2 V		30	50	
I(Refladder/RefD	liode)	No load at P1.6/CA0 and P1.7/CA1	3 V		45	80	μA
V <sub>(Ref025)</sub>	$\frac{\text{Voltage @ 0.25 } V_{\text{cc}} \text{ node}}{V_{\text{cc}}}$	PCA0 = 1, CARSEL = 1, CAREF = 1, No load at P1.6/CA0 and P1.7/CA1	2.2 V, 3 V	0.23	0.24	0.25	
V <sub>(Ref050)</sub>	$\frac{\text{Voltage @ 0.5 V}_{\text{cc}} \text{ node}}{\text{V}_{\text{cc}}}$	PCA0 = 1, $CARSEL = 1$ , $CAREF = 2$ , No load at P1.6/CA0 and P1.7/CA1	2.2 V, 3 V	0.47	0.48	0.5	
	See Figure 5-15 and	PCA0 = 1, CARSEL = 1, CAREF = 3,	2.2 V	390	480	540	
V <sub>(RefVT)</sub>	Figure 5-16	No load at P1.6/CA0 and P1.7/CA1, $T_A = 85^{\circ}C$	3 V	400	490	550	mV
V <sub>IC</sub>	Common-mode input voltage range	CAON = 1	2.2 V, 3 V	0		$V_{CC}-1$	V
$V_p - V_S$	Offset voltage		2.2 V, 3 V	-30		30	mV
V <sub>hys</sub>	Input hysteresis	CAON = 1	2.2 V, 3 V	0	0.7	1.4	mV
		T <sub>A</sub> = 25°C,	2.2 V	80	165	3	~~
t <sub>(response I H)</sub>	Sec. (2)	Overdrive 10 mV, without filter: $CAF = 0$	3 V	70	120	240	ns
t(response LH) t(response HL)	See <sup>(2)</sup>	$T_{A} = 25^{\circ}C.$	2.2 V	1.4	1.9	2.8	
		Overdrive 10 mV, without filter: CAF = 1	3 V	0.9	1.5	2.2	μs


(1)


The leakage current for the Comparator\_A terminals is identical to  $I_{lkg(Px.x)}$  specification. The response time is measured at P1.6/CA0 with an input voltage step and the Comparator\_A already enabled (CAON = 1). If CAON is (2) set at the same time, a settling time of up to 300 ns is added to the response time.



### 5.21 Typical Characteristics – Comparator\_A










Figure 5-18. Overdrive Definition

# 5.22 SD16\_A, Power Supply and Recommended Operating Conditions

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TES	T CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
AV <sub>CC</sub>	Analog supply voltage range	$AV_{CC} = DV_{CC} = V_{CC},$ $AV_{SS} = DV_{SS} = V_{SS} =$	= 0 V		2.5		3.6	V
		SD16LP = 0, f <sub>SD16</sub> = 1 MHz, SD16OSR = 256	SD16BUFx = 00, GAIN: 1, 2			750	1050	
			SD16BUFx = 00, GAIN: 4, 8, 16			830	1150	μA
	Analog supply current including internal reference		SD16BUFx = 00, GAIN: 32			1150	1700	
I <sub>SD16</sub>		SD16LP = 1, f <sub>SD16</sub> = 0.5 MHz, SD16OSR = 256	SD16BUFx = 00, GAIN: 1	3 V		730	1030	
·SD16			SD16BUFx = 00, GAIN: 32			830	1150	μ
			SD16BUFx = 01, GAIN: 1			850		
		SD16LP = 0, SD16OSR = 256	SD16BUFx = 10, GAIN: 1			1000		
		3D1003K = 230	SD16BUFx = 11, GAIN: 1			1130		
£	Analog front-end	SD16LP = 0 (Low po	wer mode disabled)	- 3 V	0.03	1	1.1	MLIZ
f <sub>SD16</sub>	input clock frequency	SD16LP = 1 (Low po	wer mode enabled)	3 V	0.03	0.5		MHz

#### 5.23 SD16\_A, Input Range

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
		SD16BUFx = 00			$AV_{SS} - 0.1$		$AV_{CC}$	
VI	Absolute input voltage range	SD16BUFx > 00			AV <sub>SS</sub> + 0.2		AV <sub>CC</sub> – 1.2 V	V
	Common-mode input voltage	SD16BUFx = 00			AV <sub>SS</sub> – 0.1		$AV_{CC}$	
V <sub>IC</sub>	range	SD16BUFx > 00			AV <sub>SS</sub> + 0.2		AV <sub>CC</sub> – 1.2 V	V
M	Differential full scale input voltage	Bipolar mode, SD1	16UNI = 0		–V <sub>REF</sub> / 2GAIN		+V <sub>REF</sub> / 2GAIN	
V <sub>ID,FSR</sub>	range <sup>(1)</sup>	Unipolar mode, SE	016UNI = 1		0		+V <sub>REF</sub> / 2GAIN	mV
	Differential input voltage range for		SD16GAINx = 1			±500		
		SD16REFON = 1	SD16GAINx = 2			±250		
			SD16GAINx = 4		±125			
V <sub>ID</sub>	specified performance <sup>(1)</sup>		SD16GAINx = 8			±62 ±31		mV
			SD16GAINx = 16					
			SD16GAINx = 32			±15		
		f <sub>SD16</sub> = 1 MHz,	SD16GAINx = 1			200		
ZI	Input impedance	SD16BUFx = 00	SD16GAINx = 32	3 V		75		kΩ
-1	(one input pin to AV <sub>SS</sub> )	f <sub>SD16</sub> = 1 MHz, SD16BUFx = 01	SD16GAINx = 1	01		>10		132
		f <sub>SD16</sub> = 1 MHz,	SD16GAINx = 1		300	400		
Z <sub>ID</sub>	Differential input impedance	SD16BUFx = 00	SD16GAINx = 32	3 V	100	150		kΩ
	(IN+ to IN-)	f <sub>SD16</sub> = 1 MHz, SD16BUFx = 01	SD16GAINx = 1			>10		1122

(1) The analog input range depends on the reference voltage applied to  $V_{REF}$ . If  $V_{REF}$  is sourced externally, the full-scale range is defined by  $V_{FSR+} = +(V_{REF} / 2) / GAIN$  and  $V_{FSR-} = -(V_{REF} / 2) / GAIN$ . The analog input range should not exceed 80% of  $V_{FSR+}$  or  $V_{FSR-}$ .

www.ti.com

# 5.24 SD16\_A, Performance

 $f_{SD16}$  = 30 kHz, SD16REFON = 1, SD16BUFx = 01

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		V <sub>cc</sub>	MIN	TYP	MAX	UNIT
		SD16GAINx = 1,Signal Amplitude = 500 mV, SD16OSRx = 256				84		
SINAD	Signal-to-noise + distortion ratio	SD16GAINx = 1,Signal Amplitude = 500 mV, SD16OSRx = 512	$T_{\rm IN} = 2.8  {\rm Hz}$	3 V		84		dB
		SD16GAINx = 1,Signal Amplitude = 500 mV, SD16OSRx = 1024				84		
G	Nominal gain	SD16GAINx = 1, SD16OSRx = 1024			0.97	1.00	1.02	
dG/dT	Gain temperature drift	SD16GAINx = 1, SD16OSRx = 1024				15		ppm/°C
dG/dV <sub>CC</sub>	Gain supply voltage drift	SD16GAINx = 1, SD16OSRx = 1024, VCC = 2 3.6 V	2.5 V to			0.35		%/V

# 5.25 SD16\_A, Performance

 $f_{SD16} = 1 \text{ MHz}, \text{ SD16OSRx} = 256, \text{ SD16REFON} = 1, \text{ SD16BUFx} = 00$ 

 $V_{CC}$  = 3 V, over recommended operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
		SD16GAINx = 1, Signal Amplitude = 500 mV		83.5	85		
		SD16GAINx = 2, Signal Amplitude = 250 mV		81.5	84		
SINAD	Signal-to-noise +	SD16GAINx = 4, Signal Amplitude = 125 mV	f <sub>IN</sub> = 50 Hz or	76	79.5		dB
SINAD	distortion ratio	SD16GAINx = 8, Signal Amplitude = 62 mV	100 Hz	73	76.5		uВ
		SD16GAINx = 16, Signal Amplitude = 31 mV		69	73		
		SD16GAINx = 32, Signal Amplitude = 15 mV		62	69		
		SD16GAINx = 1		0.97	1.00	1.02	
		SD16GAINx = 2		1.90	1.96	2.02	
<u> </u>	G Nominal gain	SD16GAINx = 4		3.76	3.86	3.96	
G		SD16GAINx = 8		7.36	7.62	7.84	
		SD16GAINx = 16		14.56	15.04	15.52	
		SD16GAINx = 32		27.20	28.35	29.76	
-	Offeet error	SD16GAINx = 1				±0.2	%FSR
E <sub>OS</sub>	Offset error	SD16GAINx = 32				±1.5	%F3R
dE <sub>OS</sub> /d	Offset error temperature	SD16GAINx = 1			±4	±20	ppm
Т	coefficient	SD16GAINx = 32			±20	±100	FSR/°C
CMRR	Common-mode rejection	SD16GAINx = 1, Common-mode input signal: $V_{ID}$ = 500 mV, $f_{IN}$ = 50 Hz or 100 Hz			>90		٩D
CIVIKK	ratio	SD16GAINx = 32, Common-mode input signal: $V_{ID}$ = 16 mV, $f_{IN}$ = 50 Hz or 100 Hz			>75		dB
PSRR	Power supply rejection ratio	SD16GAINx = 1			>80		dB


# 5.26 SD16\_A, Linearity

 $f_{SD16} = 1 \text{ MHz}, \text{ SD16REFON} = 1, \text{ SD16BUFx} = 00$ 

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	TYP	UNIT
15.11	Integral nonlinearity SD1	SD16OSR = 256, SD16GAINx = 000b, Signal Amplitude = 500 mV		1.5	
		SD16OSR = 256, SD16GAINx = 101b, Signal Amplitude = 15 mV		6	
INL		SD16OSR = 1024, SD16GAINx = 000b, Signal Amplitude = 500 mV	3 V	0.8	LSB
		SD16OSR = 1024, SD16GAINx = 101b, Signal Amplitude = 15 mV		3.5	

# 5.27 Typical Characteristics, SD16\_A SINAD Performance Over OSR



 $f_{SD16} = 1 \text{ MHz}$  SD16REFON = SD16GAINx = 1

Figure 5-19. SINAD Performance vs OSR

### 5.28 SD16\_A, Temperature Sensor and Built-in V<sub>cc</sub> Sense

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
TC <sub>Sensor</sub>	Sensor temperature coefficient	See (2)		1.18	1.32	1.46	mV/K
V <sub>Offset,Sensor</sub>	Sensor offset voltage	See <sup>(2)</sup>		-100		100	mV
		Temperature sensor voltage at $T_A = 85^{\circ}C$		435	475	515	
V <sub>Sensor</sub>	Sensor output voltage <sup>(3)</sup>	Temperature sensor voltage at $T_A = 25^{\circ}C$	3 V	355	395	435	mV
		Temperature sensor voltage at $T_A = 0^{\circ}C^{(2)}$		320	360	400	
V <sub>CC,Sense</sub>	$V_{\mbox{\scriptsize CC}}$ divider at input 5	f <sub>SD16</sub> = 32 kHz, SD16OSRx = 256, SD16REFON = 1		0.08	1/11	0.1	V

(1) Results based on characterization and/or production test, not TC<sub>Sensor</sub> or V<sub>Offset,sensor</sub>.

(2) Not production tested, limits characterized.

 (3) The following formula can be used to calculate the temperature sensor output voltage: V<sub>Sensor,typ</sub> = TC<sub>Sensor</sub> (273 + T [°C]) + V<sub>Offset,sensor</sub> [mV]

# 5.29 SD16\_A, Built-In Voltage Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT		
V <sub>REF</sub>	Internal reference voltage	SD16REFON = 1, SD16VMIDON = 0	3 V	1.14	1.20	1.26	V		
I <sub>REF</sub>	Reference supply current	SD16REFON = 1, SD16VMIDON = 0	3 V		175	260	μA		
тс	Temperature coefficient	SD16REFON = 1, SD16VMIDON = $0^{(1)}$	3 V		18	50	ppm/°C		
C <sub>REF</sub>	V <sub>REF</sub> load capacitance	SD16REFON = 1, SD16VMIDON = $0^{(2)}$			100		nF		
I <sub>LOAD</sub>	V <sub>REF(I)</sub> maximum load current	SD16REFON = 1, SD16VMIDON = 0	3 V			±200	nA		
t <sub>ON</sub>	Turn-on time	SD16REFON = 0 $\rightarrow$ 1, SD16VMIDON = 0, C <sub>REF</sub> = 100 nF	3 V		5		ms		
PSRR	Line regulation	SD16REFON = 1, SD16VMIDON = 0	3 V		100		μV/V		

(1)

Calculated using the box method: (MAX(--40...85°C) -- MIN(--40...85°C))/MIN(--40...85°C)/(85C -- (--40°C)) There is no capacitance required on V<sub>REF</sub>. However, TI recommends a capacitance of at least 100 nF to reduce any reference voltage (2)noise.

# 5.30 SD16\_A, Reference Output Buffer

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
V <sub>REF,BUF</sub>	Reference buffer output voltage	SD16REFON = 1, SD16VMIDON = 1	3 V		1.2		V
I <sub>REF,BUF</sub>	Reference supply + reference output buffer quiescent current	SD16REFON = 1, SD16VMIDON = 1	3 V		385	600	μA
C <sub>REF(O)</sub>	Required load capacitance on $V_{REF}$	SD16REFON = 1, SD16VMIDON = 1		470			nF
I <sub>LOAD,Max</sub>	Maximum load current on V <sub>REF</sub>	SD16REFON = 1, SD16VMIDON = 1	3 V			±1	mA
	Maximum voltage variation vs load current	$ I_{LOAD}  = 0$ to 1 mA	3 V	-15		+15	mV
t <sub>ON</sub>	Turn-on time	$\begin{array}{l} \text{SD16REFON} = 0 \rightarrow 1, \\ \text{SD16VMIDON} = 1, \\ \text{C}_{\text{REF}} = 470 \text{ nF} \end{array}$	3 V		100		μs

# 5.31 SD16\_A, External Reference Input

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
V <sub>REF(I)</sub>	Input voltage range	SD16REFON = 0	3 V	1.0	1.25	1.5	V
I <sub>REF(I)</sub>	Input current	SD16REFON = 0	3 V			50	nA

### 5.32 12-Bit DAC, Supply Specifications

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT	
$AV_{CC}$	Analog supply voltage	$AV_{CC} = DV_{CC}, AV_{SS} = DV_{SS} = 0 V$		2.20		3.60	V	
I <sub>DD</sub>	Supply current, single DAC channel <sup>(1) (2)</sup>	$\begin{array}{l} DAC12AMPx = 2, \ DAC12IR = 0, \\ DAC12\_xDAT = 0800 \mathrm{h} \end{array}$			50	110		
		$\label{eq:DAC12AMPx} \begin{array}{l} DAC12AMPx = 2, \ DAC12IR = 1, \\ DAC12\_xDAT = 0800h, \ V_{\mathsf{REF,DAC12}} = AV_{\mathsf{CC}} \end{array}$	– 2.2 V, 3 V		50	110		
		DAC12AMPx = 5, DAC12IR = 1, DAC12_xDAT = 0800h, $V_{REF,DAC12} = AV_{CC}$		2.2 V, 3 V		200	440	μA
		DAC12AMPx = 7, DAC12IR = 1, DAC12_xDAT = 0800h, $V_{REF,DAC12} = AV_{CC}$			700	1500		
PSRR	Power-supply rejection ratio <sup>(3) (4)</sup>	DAC12_xDAT = 800h, $V_{REF,DAC12}$ = 1.2 V, $\Delta AV_{CC}$ = 100 mV	2.7 V		70		dB	

No load at the output pin, DAC12\_0 or DAC12\_1, assuming that the control bits for the shared pins are set properly.
 Current into reference terminals not included. If DAC12IR = 1 current flows through the input divider; see Reference Input specifications.

(3) PSRR =  $20 \times \log{\Delta AV_{CC}/\Delta V_{DAC12\_xOUT}}$ . (4) V<sub>REF</sub> is applied externally. The internal reference is not used.


## 5.33 12-Bit DAC, Linearity Specifications


over recommended operating free-air temperature (unless otherwise noted) (see Figure 5-20)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
INL	Integral nonlinearity <sup>(1)</sup>	$V_{\text{REF,DAC12}}$ = 1.2 V or $V_{\text{REF,ext}}$ = 2.5 V DAC12AMPx = 7, DAC12IR = 1	2.7 V		±2.0	±8.0	LSB
	Differential nonlinearity <sup>(1)</sup>	V <sub>REF,ext</sub> = 1.2 V, DAC12AMPx = 7, DAC12IR = 1		-1	±0.4	±1.3	
DNL		$V_{REF,ext} = 2.5 V,$ DAC12AMPx = 7, DAC12IR = 1	2.7 V		±0.4	±1.0	LSB
		$V_{REF,DAC12}$ = 1.2 V, DAC12AMPx = 7, DAC12IR = 1			±0.4	±1.0	
_	Offset voltage without calibration <sup>(1)</sup> <sup>(2)</sup>	V <sub>REF,DAC12</sub> = 1.2 V, DAC12AMPx = 7, DAC12IR = 1	- 2.7 V			±20	mV
Eo	Offset voltage with calibration <sup>(1)</sup> <sup>(2)</sup>	V <sub>REF,DAC12</sub> = 1.2 V, DAC12AMPx = 7, DAC12IR = 1				±2.5	
d <sub>E(O)</sub> /d <sub>T</sub>	Offset error temperature coefficient <sup>(1)</sup>		2.7 V		±30		µV/⁰C
E <sub>G</sub>	Gain error <sup>(1)</sup>	V <sub>REF,DAC12</sub> = 1.2 V	2.7 V			±3.50	%FSR
$d_{E(G)}/d_{T}$	Gain temperature coefficient <sup>(1)</sup>		2.7 V		10		ppm of FSR/°C
t <sub>Offset_Cal</sub>	Time for offset calibration <sup>(3)</sup>	DAC12AMPx = 2	2.7 V			100	
		DAC12AMPx = 3, 5				32	ms
		DAC12AMPx = 4, 6, 7				6	


(1) Parameters calculated from the best-fit curve from 0x0A to 0xFFF. The best-fit curve method is used to deliver coefficients "a" and "b" of the first order equation:  $y = a + b \times x$ .  $V_{DAC12\_xOUT} = E_O + (1 + E_G) \times (Ve_{REF}/4095) \times DAC12\_xDAT$ , DAC12IR = 1.

(2) The offset calibration works on the output operational amplifier. Offset calibration is triggered by setting bit DAC12CALON.
 (3) The offset calibration can be done if DAC12AMPx = {2, 3, 4, 5, 6, 7}. The output operational amplifier is switched off with DAC12AMPx = {0, 1}. TI recommends that the DAC12 module be configured before initiating calibration. Port activity during calibration may effect accuracy and is not recommended.





#### Figure 5-20. Linearity Test Load Conditions and Gain and Offset Definition






Figure 5-22. Typical DNL Error vs Digital Input Data




## 5.34 12-Bit DAC, Output Specifications

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
		No load, $Ve_{REF+} = AV_{CC}$ , DAC12_xDAT = 0h, DAC12IR = 1, DAC12AMPx = 7		0		0.005	
	Output voltage range <sup>(1)</sup> (see	No load, $Ve_{REF+} = AV_{CC}$ , DAC12_xDAT = 0FFFh, DAC12IR = 1, DAC12AMPx = 7	2.2 V,	AV <sub>CC</sub> – 0.05		AV <sub>CC</sub>	V
	Figure 5-23)	$\label{eq:RLoad} \begin{array}{l} R_{Load} = 3 \ k\Omega, \ Ve_{REF+} = AV_{CC}, \\ DAC12\_xDAT = 0h, \ DAC12IR = 1, \\ DAC12AMPx = 7 \end{array}$	3 V	0		0.1	V
		$\label{eq:relation} \begin{array}{l} R_{Load} = 3 \ k\Omega, \ Ve_{REF+} = AV_{CC}, \\ DAC12\_xDAT = 0FFFh, \ DAC12IR = 1, \\ DAC12AMPx = 7 \end{array}$		AV <sub>CC</sub> – 0.13		AV <sub>CC</sub>	
C <sub>L(DAC12)</sub>	Maximum DAC12 load capacitance		2.2 V, 3 V			100	pF
1	Maximum DAC12 load current		2.2 V	-0.5		+0.5	~^^
I <sub>L(DAC12)</sub>	Maximum DAC12 load current		3 V	-1.0		+1.0	mA
		$R_{Load} = 3 \text{ k}\Omega, \text{ V}_{O/P(DAC12)} < 0.3 \text{ V},$ DAC12AMPx = 2, DAC12_xDAT = 0h			150	250	
R <sub>O/P(DAC12)</sub>	Output resistance (see Figure 5-23)	$ \begin{array}{l} R_{Load} = 3 \ k\Omega, \\ V_{O/P(DAC12)} > AV_{CC} - 0.3 \ V, \\ DAC12\_xDAT = 0FFFh \end{array} $	2.2 V, 3 V		150	250	Ω
		$ \begin{array}{l} R_{Load} = 3 \; k\Omega, \\ 0.3 \; V \leq V_{O/P(DAC12)} \leq AV_{CC} - 0.3 \; V \end{array} $			1	4	

(1) Data is valid after the offset calibration of the output amplifier.



### Figure 5-23. DAC12\_x Output Resistance Tests

# 5.35 12-Bit DAC, Reference Input Specifications

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
Reference input voltage		$DAC12IR = 0^{(1)} (2)$	2.2 V, 3 V		AV <sub>CC</sub> /3	$AV_{CC} + 0.2$	V
Ve <sub>REF+</sub> rang	range	$DAC12IR = 1^{(3)}$ (4)	2.2 V, 3 V		$AV_{CC}$	$AV_{CC} + 0.2$	v
D:	Deference input registeres	DAC12IR = 0, SD16VMIDON = $1^{(5)}$	221/21/	20			MΩ
Ri <sub>(VREF+)</sub>	Reference input resistance	DAC12IR = 1, SD16VMIDON = 1	2.2 V, 3 V	40	48	56	kΩ

(1) For a full-scale output, the reference input voltage can be as high as 1/3 of the maximum output voltage swing (AV<sub>CC</sub>).

(2) The maximum voltage applied at reference input voltage terminal  $Ve_{REF+} = [AV_{CC} - V_{E(O)}] / [3 \times (1 + E_G)].$ 

(3) For a full-scale output, the reference input voltage can be as high as the maximum output voltage swing (AV<sub>CC</sub>).

(4) The maximum voltage applied at reference input voltage terminal Ve<sub>REF+</sub> = [AV<sub>CC</sub> - V<sub>E(O)</sub>] / (1 + E<sub>G</sub>).

(5) Characterized, not production tested


# 5.36 12-Bit DAC, Dynamic Specifications


 $V_{ref} = V_{CC}$ , DAC12IR = 1, over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-24 and Figure 5-25)

	PARAMETER	TEST C	CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT	
		DAC12 xDAT = 800h,	$DAC12AMPx = 0 \rightarrow \{2, 3, 4\}$			60	120		
t <sub>ON</sub>	DAC12 on time	$Error_{V(O)} < \pm 0.5 LSB^{(1)}$	DAC12AMPx = $0 \rightarrow \{5, 6\}$	2.2 V, 3 V		15	30	μs	
		(see Figure 5-24)	$DAC12AMPx = 0 \rightarrow 7$			6	12		
			DAC12AMPx = 2	2.2 V, 3 V		100	200		
t <sub>S(FS)</sub>	Settling time, full scale	DAC12_xDAT = 80h→F7Fh→80h	DAC12AMPx = 3, 5		2.2 V, 3 V	2.2 V, 3 V		40	80
			DAC12AMPx = 4, 6, 7			15	30		
		DAC12_xDAT = 3F8h→408h→3F8h BF8h→C08h→BF8h	DAC12AMPx = 2	2.2 V, 3 V		5		μs	
t <sub>S(C-C)</sub>	Settling time, code to code		DAC12AMPx = 3, 5			2			
			DAC12AMPx = 4, 6, 7			1			
			DAC12AMPx = 2		0.05	0.12			
SR	Slew rate	DAC12_xDAT = 80h→F7Fh→80h <sup>(2)</sup>	DAC12AMPx = 3,5	2.2 V, 3 V	0.35	0.7		V/µs	
			DAC12AMPx = 4, 6, 7		1.5	2.7			
			DAC12AMPx = 2	2.2 V, 3 V		600			
	Glitch energy, full-scale	DAC12_xDAT = 80h→F7Fh→80h	DAC12AMPx = 3,5			150		nV-s	
			DAC12AMPx = 4, 6, 7			30			

(1) R<sub>Load</sub> and C<sub>Load</sub> connected to AV<sub>SS</sub> (not AV<sub>CC</sub>/2) in Figure 5-24.

(2) Slew rate applies to output voltage steps ≥200 mV.








Figure 5-25. Slew Rate Testing



# 5.37 12-Bit DAC, Dynamic Specifications Continued

 $T_A = 25^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	MAX	UNIT
BW <sub>-3dB</sub>		DAC12AMPx = {2, 3, 4}, DAC12SREFx = 2, DAC12IR = 1, DAC12_xDAT = 800h		40		
	3-dB bandwidth, $V_{DC} = 1.5 V$ , $V_{AC} = 0.1 V_{PP}$ (see Figure 5-26)	DAC12AMPx = {5, 6}, DAC12SREFx = 2, DAC12IR = 1, DAC12_xDAT = 800h	2.2 V, 3 V	180		kHz
		DAC12AMPx = 7, DAC12SREFx = 2, DAC12IR = 1, DAC12_xDAT = 800h		550		




Figure 5-26. Test Conditions for 3-dB Bandwidth Specification

## 5.38 Operational Amplifier OA, Supply Specifications

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply voltage			2.2		3.6	V
		Fast Mode			180	290	
I <sub>CC</sub>	Supply current <sup>(1)</sup>	Medium Mode	2.2 V, 3 V		110	190	μA
		Slow Mode			50	80	
PSRR	Power supply rejection ratio	Noninverting	2.2 V, 3 V		70		dB

(1) Corresponding pins configured as OA inputs and outputs respectively.

## 5.39 Operational Amplifier OA, Input/Output Specifications

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CC	NDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT		
V <sub>I/P</sub>	Voltage supply, I/P				-0.1		V <sub>CC</sub> – 1.2	V		
	Input leakage current, I/P <sup>(1) (2)</sup>	$T_{A} = -40$ to +55°	С		-5	±0.5	5	~^		
l <sub>lkg</sub>	Input leakage current, I/P(*/ (*)	$T_A = +55 \text{ to } +85^\circ$	С		-20	±5	20	nA		
		Fast Mode				50				
		Medium Mode	$f_{V(I/P)} = 1 \text{ kHz}$			80				
V <sub>n</sub>	Voltage noise density, I/P	Slow Mode				140		nV/√ <del>HZ</del>		
۳n	Voltage Holde density, in	Fast Mode				30		110/112		
		Medium Mode	f <sub>V(I/P)</sub> = 10 kHz			50				
		Slow Mode				65				
V <sub>IO</sub>	Offset voltage, I/P			2.2 V, 3 V			±10	mV		
	Offset temperature drift, I/P	(3)		2.2 V, 3 V		±10		µV/°C		
	Offset voltage drift with supply, I/P	$\begin{array}{l} 0.3 \ V \leq V_{IN} \leq V_{CC} \\ \Delta V_{CC} \leq \pm 10\%, \ T_{A} \end{array}$		2.2 V, 3 V			±1.5	mV/V		
V	Lligh lovel output veltage O/D	Fast Mode, I <sub>SOUR</sub>	<sub>RCE</sub> ≤ –500 µA	221221	$V_{CC} - 0.2$		$V_{CC}$	V		
V <sub>OH</sub>	High-level output voltage, O/P	Slow Mode, I <sub>SOUR</sub>	2.2 V, 3 V	V <sub>CC</sub> – 0.1		V <sub>CC</sub>				
V	Low level entruit voltage O/D	Fast Mode, I <sub>SOUR</sub>	<sub>RCE</sub> ≤ +500 µA	221221	V <sub>SS</sub>		0.2	V		
V <sub>OL</sub>	Low-level output voltage, O/P	Slow Mode, I <sub>SOURCE</sub> ≤ +150 µA		Slow Mode, $I_{SOURCE} \le +150 \mu\text{A}$		2.2 V, 3 V	V <sub>SS</sub>		0.1	v
CMRR	Common-mode rejection ratio	Noninverting		2.2 V, 3 V		70		dB		

(1) ESD damage can degrade input current leakage.

(2) The input bias current is overridden by the input leakage current.

(3) Calculated using the box method.




## 5.40 Operational Amplifier OA, Dynamic Specifications

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
		Fast mode			1.2		
SR	Slew rate	Medium mode			0.8		V/µs
		Slow mode			0.3		
	Open-loop voltage gain				100		dB
φm	Phase margin	C <sub>L</sub> = 50 pF			60		deg
	Gain margin	C <sub>L</sub> = 50 pF			20		dB
	Gain-bandwidth product	Noninverting, fast mode, $R_L = 47 \text{ k}\Omega$ , $C_L = 50 \text{ pF}$			2.2		
GBW	(see Figure 5-27 and	Noninverting, medium mode, $R_1 = 300 \text{ k}\Omega$ , $C_1 = 50 \text{ pF}$	2.2 V, 3 V		1.4		MHz
Figure 5-28)	Noninverting, slow mode, $R_L = 300 \text{ k}\Omega$ , $C_L = 50 \text{ pF}$			0.5			
t <sub>en(on)</sub>	Enable time on	t <sub>on</sub> , noninverting, Gain = 1	2.2 V, 3 V		10	20	μs
t <sub>en(off)</sub>	Enable time off		2.2 V, 3 V			1	μs

# 5.41 Operational Amplifier OA, Typical Characteristics




# 5.42 Switches Between OA Terminals and Pins

over recommended operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{CC}$	Supply voltage		2.2		3.6	V
1	Input lookage ourrent <sup>(1)</sup>	$T_A = -40^{\circ}C$ to $55^{\circ}C$		±1	±10	۳Å
Ilkg	Input leakage current <sup>(1)</sup>	$T_A = 55^{\circ}C$ to $85^{\circ}C$			±50	nA
I <sub>IN</sub>	Input current	Input switched to ON	0		100	μA
R <sub>ON</sub>	On resistance	IIN = 100 A		1		kΩ

(1) ESD damage can degrade input current leakage.

# 5.43 OA Typical Characteristics



# 5.44 Timer\_A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN MAX	UNIT
		Internal: SMCLK, ACLK	2.2 V	8	
f <sub>TA</sub>	Timer_A clock frequency	External: TACLK, INCLK Duty cycle = 50% ±10%	3 V	10	MHz
t <sub>TA,cap</sub>	Timer_A capture timing	TA0, TA1, TA2	2.2 V, 3 V	20	ns

### 5.45 Timer\_B

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	MAX	UNIT
		Internal: SMCLK, ACLK	2.2 V		8	
f <sub>TA</sub>	Timer_B clock frequency	External: TACLK, INCLK Duty cycle = 50% ±10%	3 V		10	MHz
t <sub>TA,cap</sub>	Timer_B capture timing	TB0, TB1, TB2	2.2 V, 3 V	20		ns



www.ti.com

#### 5.46 **USCI (UART Mode)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
f <sub>USCI</sub>	USCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ±10%				f <sub>SYSTEM</sub>	MHz
f <sub>BITCLK</sub>	BITCLK clock frequency (equals baud rate in MBaud) <sup>(1)</sup>		2.2 V, 3 V	2			MHz
	UART receive deglitch time UART <sup>(2)</sup>		2.2 V	50	150	600	
ι <sub>τ</sub>	OART receive deglitch time OART		3 V	50	100	600	ns

(1) The DCO wake-up time must be considered in LPM3 or LPM4 for baud rates above 1 MHz.

Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. (2)

#### **USCI (SPI Master Mode)** 5.47

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup> (see Figure 5-31 and Figure 5-32)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	MAX	UNIT
f <sub>USCI</sub>	USCI input clock frequency	SMCLK, ACLK Duty cycle = 50% ±10%			<b>f</b> SYSTEM	MHz
	COM input data actus time		2.2 V	110		20
t <sub>SU,MI</sub>	J,MI SOMI input data setup time		3 V	75		ns
	COMI input data hold time		2.2 V	0		20
t <sub>HD,MI</sub>	iSOMI input data hold time		3 V	0		ns
	SIMO autout data valid tima	LICLK adapte SIMO valid. C 20 pF	2.2 V		30	
t <sub>VALID,MO</sub>	SIMO output data valid time	UCLK edge to SIMO valid, $C_L = 20 \text{ pF}$	3 V		20	ns

 $\begin{aligned} &f_{\text{UCxCLK}} = 1/2 t_{\text{LO/HI}} \text{ with } t_{\text{LO/HI}} \geq \text{max}(t_{\text{VALID,MO(USCI)}} + t_{\text{SU,SI(Slave)}}, t_{\text{SU,MI(USCI)}} + t_{\text{VALID,SO(Slave)}}) \\ &\text{For the slave parameters } t_{\text{SU,SI(Slave)}} \text{ and } t_{\text{VALID,SO(Slave)}}, \text{ see the SPI parameters of the attached slave.} \end{aligned}$ (1)

#### USCI (SPI Slave Mode) 5.48

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup> (see Figure 5-33 and Figure 5-34)


	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
t <sub>STE,LEAD</sub>	STE lead time STE low to clock		2.2 V, 3 V		50		ns
t <sub>STE,LAG</sub>	STE lag time Last clock to STE high		2.2 V, 3 V	10			ns
t <sub>STE,ACC</sub>	STE access time STE low to SOMI data out		2.2 V, 3 V		50		ns
t <sub>STE,DIS</sub>	STE disable time STE high to SOMI high impedance		2.2 V, 3 V		50		ns
				20			
t <sub>SU,SI</sub>	SIMO input data setup time		3 V	15			ns
	SIMO input data hald time		2.2 V	10			
t <sub>HD,SI</sub>	SIMO input data hold time		3 V	10			ns
	SOM autout data walld time		2.2 V		75	110	
t <sub>VALID,SO</sub>	SOMI output data valid time	UCLK edge to SOMI valid, $C_L = 20 \text{ pF}$	3 V		50	75	ns


(1)

$$\begin{split} &f_{UCxCLK} = 1/2t_{LO/HI} \text{ with } t_{LO/HI} \geq max(t_{VALID,MO(Master)} + t_{SU,SI(USCI)}, t_{SU,MI(Master)} + t_{VALID,SO(USCI)}) \\ & \text{For the master parameters } t_{SU,MI(Master)} \text{ and } t_{VALID,MO(Master)}, \text{ see the SPI parameters of the attached master}. \end{split}$$

#### MSP430FG479, MSP430FG478, MSP430FG477 SLAS580E – OCTOBER 2008 – REVISED MAY 2020











EXAS





Figure 5-33. SPI Slave Mode, CKPH = 0





# 5.49 USCI (I<sup>2</sup>C Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-35)

PARAMETER		TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
f <sub>USCI</sub>	USCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty Cycle = 50% ±10%				f <sub>SYSTEM</sub>	MHz
f <sub>SCL</sub>	SCL clock frequency		2.2 V, 3 V	0		400	kHz
		f <sub>SCL</sub> ≤ 100 kHz	2.2 V, 3 V	4.0			
t <sub>HD,STA</sub>	Hold time (repeated) START	f <sub>SCL</sub> > 100 kHz	2.2 V, 3 V	0.6			μs
	Cature time for a repeated START	f <sub>SCL</sub> ≤ 100 kHz	2.2 V, 3 V	4.7			
t <sub>SU,STA</sub>	Setup time for a repeated START	f <sub>SCL</sub> > 100 kHz	2.2 V, 3 V	0.6			μs
t <sub>HD,DAT</sub>	Data hold time		2.2 V, 3 V	0			ns
t <sub>SU,DAT</sub>	Data setup time		2.2 V, 3 V	250			ns
t <sub>SU,STO</sub>	Setup time for STOP		2.2 V, 3 V	4			μs
Pulse duration of spikes suppressed			2.2 V	50	150	600	20
t <sub>SP</sub>	input filter		3 V	50	100	600	ns




Figure 5-35. I<sup>2</sup>C Mode Timing

5.50 Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	ТҮР	МАХ	UNIT
V <sub>CC(PGM/ERASE)</sub>	Program and erase supply voltage			2.2		3.6	V
f <sub>FTG</sub>	Flash timing generator frequency			257		476	kHz
I <sub>PGM</sub>	Supply current from DVCC during program		2.5 V, 3.6 V		3	5	mA
I <sub>ERASE</sub>	Supply current from DVCC during erase		2.5 V, 3.6 V		3	7	mA
t <sub>CPT</sub>	Cumulative program time	See (1)	2.5 V, 3.6 V			10	ms
t <sub>CMErase</sub>	Cumulative mass erase time	See (2)	2.5 V, 3.6 V	200			ms
	Program and erase endurance			10 <sup>4</sup>	10 <sup>5</sup>		cycles
t <sub>Retention</sub>	Data retention duration	$T_J = 25^{\circ}C$		100			years
t <sub>Word</sub>	Word or byte program time				35		
t <sub>Block, 0</sub>	Block program time for 1st byte or word	1			30		
t <sub>Block, 1-63</sub>	Block program time for each additional byte or word	See <sup>(3)</sup>			21		
t <sub>Block, End</sub>	Block program end-sequence wait time	See			6		t <sub>FTG</sub>
t <sub>Mass Erase</sub>	Mass erase time	1			5297		
t <sub>Seg Erase</sub>	Segment erase time	1			4819		

(1) The cumulative program time must not be exceeded when writing to a 64--byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.

(2) The mass erase duration generated by the flash timing generator is at least 11.1ms (= 5297x1/4<sub>FTG</sub>,max = 5297x1/476kHz). To achieve the required cumulative mass erase time the flash controller' mass erase operation can be repeated until this time is met. (A worst case minimum of 19 cycles are required).

(3) These values are hardwired into the Flash Controller's state machine ( $t_{FTG} = 1/f_{FTG}$ ).

## 5.51 JTAG Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
£	TCK input frequency	See <sup>(1)</sup>	2.2 V	0		5	MHz
ITCK	TCK input inequency		3 V	0		10	IVITIZ
R <sub>Internal</sub>	Internal pullup resistance on TMS, TCK, TDI/TCLK	See <sup>(2)</sup>	2.2 V, 3 V	25	60	90	kΩ

(1) f<sub>TCK</sub> may be restricted to meet the timing requirements of the module selected.

(2) TMS, TDI/TCLK, and TCK pullup resistors are implemented in all versions.

# 5.52 JTAG Fuse<sup>(1)</sup>

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V <sub>CC(FB)</sub>	Supply voltage during fuse-blow condition	$T_A = 25^{\circ}C$	2.5		V
$V_{\text{FB}}$	Voltage level on TDI/TCLK for fuse-blow		6	7	V
I <sub>FB</sub>	Supply current into TDI/TCLK during fuse blow			100	mA
t <sub>FB</sub>	Time to blow fuse			1	ms

(1) After the fuse is blown, no further access to the MSP430 JTAG/Test and emulation features is possible. The JTAG block is switched to bypass mode.

# 6 Detailed Description


## 6.1 CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-toregister operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.





### 6.2 Instruction Set

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data. Table 6-1 shows examples of the three types of instruction formats; the address modes are listed in Table 6-2.

#### Table 6-1. Instruction Word Formats

FORMAT	EXAMPLE	OPERATION
Dual operands, source-destination	ADD R4,R5	$R4 + R5 \rightarrow R5$
Single operands, destination only	CALL R8	$PC \rightarrow (TOS),  R8 \rightarrow PC$
Relative jump, un/conditional	JNE	Jump-on-equal bit = 0

#### Table 6-2. Address Mode Descriptions

ADDRESS MODE S <sup>(1)</sup> D <sup>(1)</sup>		SYNTAX	EXAMPLE	OPERATION	
Register	•	•	MOV Rs,Rd	MOV R10,R11	$R10 \rightarrow R11$
Indexed	• •		MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	$M(2+R5) \rightarrow M(6+R6)$
Symbolic (PC relative) • •		•	MOV EDE, TONI		$M(EDE) \to M(TONI)$
Absolute	•	•	MOV & MEM, & TCDAT		$M(MEM) \rightarrow M(TCDAT)$
Indirect	•		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	$M(R10) \rightarrow M(Tab+R6)$
Indirect autoincrement •			MOV @Rn+,Rm	MOV @R10+,R11	$\begin{array}{c} M(R10) \rightarrow R11 \\ R10 + 2 \rightarrow R10 \end{array}$
Immediate	•		MOV #X,TONI	MOV #45,TONI	#45 $\rightarrow$ M(TONI)

(1) NOTE: S = source D = destination

# 6.3 Operating Modes

These devices have one active mode and five software-selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
  - All clocks are active
- Low-power mode 0 (LPM0)
  - CPU is disabled
  - ACLK and SMCLK remain active. MCLK is disabled
  - FLL+ loop control remains active
- Low-power mode 1 (LPM1)
  - CPU is disabled
  - FLL+ loop control is disabled
  - ACLK and SMCLK remain active. MCLK is disabled
  - Low-power mode 2 (LPM2)
  - CPU is disabled
  - MCLK, FLL+ loop control and DCOCLK are disabled
  - DCO DC generator remains enabled
  - ACLK remains active
- Low-power mode 3 (LPM3)
  - CPU is disabled
  - MCLK, FLL+ loop control, and DCOCLK are disabled
  - DCO DC generator is disabled
  - ACLK remains active
- Low-power mode 4 (LPM4)
  - CPU is disabled
  - ACLK is disabled
  - MCLK, FLL+ loop control, and DCOCLK are disabled
  - DCO DC generator is disabled
  - Crystal oscillator is stopped



#### 6.4 Interrupt Vector Addresses

The interrupt vectors and the power-up start address are in the address range 0FFFFh to 0FFC0h. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

If the reset vector (located at address 0xFFFE) contains 0xFFFF (for example, flash is not programmed) the CPU goes into LPM4 immediately after power-up.

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-Up External Reset Watchdog Flash Memory PC Out-of-Range <sup>(1)</sup>	PORIFG RSTIFG WDTIFG KEYV <sup>(2)</sup>	Reset	OFFFEh	15, highest
NMI Oscillator Fault Flash Memory Access Violation	tor Fault OFIFG <sup>(2) (3)</sup>		0FFFCh	14
Timer_B3	TBCCR0 CCIFG0 <sup>(4)</sup>	Maskable	0FFFAh	13
Timer_B3	TBCCR1 CCIFG1 and TBCCR2 CCIFG2, TBIFG <sup>(2)(4)</sup>	Maskable	0FFF8h	12
Comparator_A	CAIFG	Maskable	0FFF6h	11
Watchdog Timer+	WDTIFG	Maskable	0FFF4h	10
USCI_A0, USCI_B0 Receive, USCI_B0 I2C status	UCA0RXIFG, UCB0RXIFG <sup>(2)(5)</sup>	Maskable	0FFF2h	9
USCI_A0, USCI_B0 Transmit, USCI_B0 I2C receive/transmit	UCA0TXIFG, UCB0TXIFG <sup>(2)(6)</sup>	Maskable	0FFF0h	8
SD16_A	SD16CCTLx SD16OVIFG, SD16CCTLx SD16IFG	Maskable	OFFEEh	7
Timer_A3	TACCR0 CCIFG0 <sup>(4)</sup>	Maskable	0FFECh	6
Timer_A3	TACCR1 CCIFG1 and TACCR2 CCIFG2, TAIFG <sup>(2) (4)</sup>	Maskable	0FFEAh	5
I/O Port P1 (8 Flags)	P1IFG.0 to P1IFG.7 <sup>(2)</sup> (4)	Maskable	0FFE8h	4
DAC12	DAC12_0IFG, DAC12_1IFG	Maskable	0FFE6h	3
		Maskable	0FFE4h	2
I/O Port P2 (8 Flags)	P2IFG.0 to P2IFG.7 <sup>(2) (4)</sup>	Maskable	0FFE2h	1
Basic Timer 1, RTC	BTIFG	Maskable	0FFE0h	0, lowest

## Table 6-3. Interrupt Sources, Flags, and Vectors

(1) Access and key violations, KEYV and ACCVIFG.

(2) Multiple source flags

(3) A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh).
 (Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable cannot disable it.
 (4) Interrupt flags are located in the module.

(5) In SPI mode: UCB0RXIFG. In I2C mode: UCALIFG, UCNACKIFG, ICSTTIFG, UCSTPIFG.

(6) In UART/SPI mode: UCB0TXIFG. In I2C mode: UCB0RXIFG, UCB0TXIFG.

# 6.5 Special Function Registers (SFRs)

The SFRs are in the lowest address space and are organized as byte mode registers. SFRs should be accessed with byte instructions.

## Legend

rw	Bit can be read and written.
rw-0, rw-1	Bit can be read and written. It is Reset or Set by PUC.
rw-(0), rw-(1)	Bit can be read and written. It is Reset or Set by POR.
	SFR bit is not present in device

# 6.5.1 Interrupt Enable 1 and 2

Address	7	6	5	4	3	2	1	0		
00h			ACCVIE	NMIIE			OFIE	WDTIE		
			rw⊷0	rw-0			rw-0	rw-0		
WDTIE	WDTIE Watchdog timer interrupt enable. Inactive if watchdog mode is selected. Active if watchdog timer is configured as a general-purpose timer.									
OFIE	Oscilla	ator fault-int	errupt enab	le						
NMIIE	Nonm	askable inte	errupt enabl	е						
ACCVIE	Flash	access viol	ation interru	ipt enable						
Address	7	6	5	4	3	2	1	0		
01h	BTIE				UCB0TXIE	<b>UCB0RXIE</b>	UCA0TXIE	UCA0RXIE		
	rw-0				rw∝0	rw-0	rw-0	rw-0		
UCA0RX	(IE USCI_A	E USCI_A0 receive-interrupt enable								
UCA0TX	TXIE USCI_A0 transmit-interrupt enable									
UCB0RX	UCB0RXIE USCI_B0 receive-interrupt enable									
UCB0TX	IE USCI_E	30 transmit-	interrupt er	able						

BTIE Basic timer interrupt enable

# 6.5.2 Interrupt Flag Register 1 and 2

Address	7	7	6	5	4	3	2	1	0	
02h					NMIIFG	RSTIFG	PORIFG	OFIFG	WDTIFG	
I					rw-0	rw-(0)	rw-(1)	rw-1	rw-(0)	
WDTIFG					ow (in watc reset condi					
OFIFG	I	Flag s	lag set on oscillator fault							
RSTIFG	RSTIFG External reset interrupt flag. Set on a reset condition at RST/NMI pin in reset mode. Reset on V <sub>CC</sub> power-up.								eset	
PORIFG		Power	-on interrup	ot flag. Set o	on Vcs pow	er-up.				
NMIIFG	;	Set by	the RST/N	MI pin						
		_		_	_					
Address	7	7	6	5	4	3	2	1	0	1
03h	BT	IFG				UCB0 TXIFG	UCB0 RXIFG	UCA0 TXIFG	UCA0 RXIFG	
	rw	-0				rw∝1	rw-0	rw-1	rw-0	•
UCA0RX	UCA0RXIFG USCI_A0 receive-interrupt flag									
UCA0TX	IFG	G USCI_A0 transmit-interrupt flag								
UCB0RX	KIFG	G USCI_B0 receive-interrupt flag								
UCB0TX	IFG									
BTIFG		Basic	Basic timer flag							

# 6.6 Memory Organization

Table 6-4 summarizes the memory organization for the MSP430FG47x MCUs.

		•	•	
		MSP430FG477	MSP430FG478	MSP430FG479
Memory	Size	32KB	48KB	60KB
Main: interrupt vector	Flash	0FFFFh to 0FFE0h	0FFFFh to 0FFE0h	0FFFFh to 0FFE0h
Main: code memory	Flash	0FFFFh to 08000h	0FFFFh to 04000h	0FFFFh to 01100h
Information memory	Size	256 Byte	256 Byte	256 Byte
	Flash	010FFh to 01000h	010FFh to 01000h	010FFh to 01000h
Boot memory	Size	1KB	1KB	1KB
	ROM	0FFFh to 0C00h	0FFFh to 0C00h	0FFFh to 0C00h
RAM	Size	2KB 09FFh to 0200h	2KB 09FFh to 0200h	2KB 09FFh to 0200h
Peripherals	16 bit	01FFh to 0100h	01FFh to 0100h	01FFh to 0100h
	8 bit	0FFh to 010h	0FFh to 010h	0FFh to 010h
	8-bit SFR	0Fh to 00h	0Fh to 00h	0Fh to 00h

#### Table 6-4. Memory Organization

## 6.7 Bootloader (BSL)

The BSL lets users program the flash memory or RAM using a UART serial interface. Access to the MCU memory through the BSL is protected by user-defined password. A bootloader security key is provided at address 0FFBEh to disable the BSL completely or to disable the erasure of the flash if an invalid password is supplied. The BSL is optional for ROM-based devices. For complete description of the features of the BSL and its implementation, see the MSP430<sup>™</sup> Flash Devices Bootloader (BSL) User's Guide.

BSL FUNCTION	PN PACKAGE	ZCA OR ZQW PACKAGE
Data Transmit	58 - P1.0	C11 - P1.0
Data Receiver	57 - P1.1	C12 - P1.1

### 6.8 Flash Memory

The flash memory can be programmed by the JTAG port, the bootloader, or in system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually, or as a group with segments 0 to n. Segments A to D are also called information memory.
- Segment A might contain calibration data. After reset, segment A is protected against programming or erasing. It can be unlocked, but care should be taken not to erase this segment if this calibration data is required.
- Flash content integrity check with marginal read modes.



#### 6.9 Peripherals

Peripherals are connected to the CPU through data, address, and control buses. Peripherals can be handled using all instructions. For complete module descriptions, refer to the *MSP430x4xx Family User's Guide*.

### 6.9.1 Oscillator and System Clock

The clock system is supported by the FLL+ module, which includes support for a 32768-Hz watch crystal oscillator, an internal digitally-controlled oscillator (DCO), and a 8-MHz high-frequency crystal oscillator (XT1), plus a 8-MHz high-frequency crystal oscillator (XT2). The FLL+ clock module is designed to meet the requirements of both low system cost and low power consumption. The FLL+ features digital frequency locked loop (FLL) hardware that, in conjunction with a digital modulator, stabilizes the DCO frequency to a programmable multiple of the watch crystal frequency. The internal DCO provides a fast turn-on clock source and stabilizes in less than 6 s. The FLL+ module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal or a high-frequency crystal
- Main clock (MCLK), the system clock used by the CPU
- Submain clock (SMCLK), the subsystem clock used by the peripheral modules
- ACLK/n, the buffered output of ACLK, ACLK/2, ACLK/4, or ACLK/8

#### 6.9.2 Brownout, Supply Voltage Supervisor (SVS)

The brownout circuit provides the proper internal reset signal to the device during power-on and power-off. The SVS circuitry detects if the supply voltage drops below a user-selectable level and supports both supply voltage supervision (the device is automatically reset) and supply voltage monitoring (the device is not automatically reset).

The CPU begins code execution after the brownout circuit releases the device reset. However, V<sub>CC</sub> may not have ramped to V<sub>CC(min)</sub> at that time. The user must make sure the default FLL+ settings are not changed until V<sub>CC</sub> reaches V<sub>CC(min)</sub>. If desired, the SVS circuit can be used to determine when V<sub>CC</sub> reaches V<sub>CC(min)</sub>.

# 6.9.3 Digital I/O

There are six 8-bit I/O ports implemented—ports P1 through P6:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Edge-selectable interrupt input capability for all the eight bits of ports P1 and P2.
- Read and write access to port-control registers is supported by all instructions

### 6.9.4 Watchdog Timer (WDT+)

The primary function of the WDT+ module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

#### 6.9.5 Basic Timer1 and Real-Time Clock

The Basic Timer1 has two independent 8-bit timers that can be cascaded to form a 16-bit timer/counter. Both timers can be read and written by software. Basic Timer1 is extended to provide an integrated realtime clock (RTC). An internal calendar compensates for months with less than 31 days and includes leapyear correction.

#### Copyright © 2008–2020, Texas Instruments Incorporated

# 6.9.6 LCD\_A Drive With Regulated Charge Pump

The LCD\_A driver generates the segment and common signals required to drive an LCD display. The LCD\_A controller has dedicated data memory to hold segment drive information. Common and segment signals are generated as defined by the mode. Static, 2-MUX, 3-MUX, and 4-MUX LCDs are supported by this peripheral. The module can provide a LCD voltage independent of the supply voltage via an integrated charge pump. Furthermore, it is possible to control the level of the LCD voltage and, thus, contrast in software.

## 6.9.7 Timer\_A3

Timer\_A3 is a 16-bit timer or counter with three capture/compare registers. Timer\_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer\_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

INPUT PI	INPUT PIN NUMBER		MODULE	MODULE	MODULE	OUTPUT PIN NUMBER	
PN	ZCA OR ZQW	DEVICE INPUT SIGNAL	INPUT NAME	BLOCK	OUTPUT SIGNAL	PN	ZCA OR ZQW
P1.5 - 51	F11	TACLK	TACLK				
		ACLK	ACLK	<b>T</b> :	NIA		
		SMCLK	SMCLK	Timer	NA		
P1.5 - 51	F11	TAINCLK	INCLK				
P1.0 - 58	C11	TA0	CCI0A			P1.0 - 58	C11
P1.1 - 57	C12	TA0	CCI0B	0000	TA0	P1.1 - 57	C12
		DVSS	GND	CCR0			
		DVCC	VCC				
P1.2 - 56	D11	TA1	CCI1A			P1.2 - 56	D11
		CAOUT (internal)	CCI1B	CCR1	TA1		
		DVSS	GND				
		DVCC	VCC				
P2.0 - 4	C2	TA2	CCI2A			P2.0 - 4	C2
		ACLK (internal)	CCI2B	0000	TAO		
		DVSS	GND	CCR2	TA2		
		DVCC	VCC				

## Table 6-5. Timer\_A3 Signal Connections



### 6.9.8 Timer\_B3

Timer\_B3 is a 16-bit timer/counter with three capture/compare registers. Timer\_B3 can support multiple capture/compares, PWM outputs, and interval timing. Timer\_B3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

INPUT PI	INPUT PIN NUMBER		MODULE	IODULE MODULE	MODULE	OUTPUT PIN NUMBER	
PN	ZCA OR ZQW	DEVICE INPUT SIGNAL	INPUT NAME	BLOCK	OUTPUT SIGNAL	PN	ZCA OR ZQW
P1.4 - 54	E11	TBCLK	TBCLK				
		ACLK	ACLK	Timer	NIA		
		SMCLK	SMCLK	Timer	NA		
P1.4 - 54	E11	TBCLK <sup>(1)</sup>	INCLK				
P2.1 - 3	C1	TB0	CCI0A			P2.1 - 3	C1
P2.1 - 3	C1	TB0	CCI0B	0000	TDO		
		VSS	GND	CCR0	TB0		
		VCC	VCC				
P2.2 - 2	B1	TB1	CCI1A			P2.2 - 2	B1
P2.2 - 2	B1	TB1	CCI1B	0004	TD		
		VSS	GND	CCR1	TB1		
		VCC	VCC				
P2.3 - 77	B4	TB2	CCI2A			P2.3 - 77	B4
		ACLK (internal)	CCI2B	0000	TDO		
		VSS	GND	CCR2	TB2		
		VCC	VCC				

Table 6-6.	Timer	B3 Sian	al Connections
1 4 5 1 5 5 5		_Do olgii	

(1) The inversion of TBCLK is done inside the module.

# 6.9.9 Universal Serial Communication Interface (USCI)

The USCI modules are used for serial data communication. The USCI module supports synchronous communication protocols like SPI (3-pin or 4-pin), I<sup>2</sup>C, and asynchronous communication protocols like UART, enhanced UART with automatic baudrate detection, and IrDA.

The USCI\_A0 module provides support for SPI (3-pin or 4-pin), UART, enhanced UART and IrDA.

The USCI\_B0 module provides support for SPI (3-pin or 4-pin) and I<sup>2</sup>C.

### 6.9.10 Comparator\_A

The primary function of the comparator\_A module is to support precision slope analog-to-digital conversions, battery-voltage supervision, and monitoring of external analog signals.

# 6.9.11 SD16\_A

The SD16\_A module supports 16-bit analog-to-digital conversions. The module implements a 16-bit sigma-delta core and a reference generator. In addition to external analog inputs, an internal VCC sense and temperature sensor are also available.

# 6.9.12 DAC12

The DAC12 module is a 12-bit R-ladder voltage-output DAC. The DAC12 can be used in 8-bit or 12-bit mode and can be used in conjunction with the DMA controller. When multiple DAC12 modules are present, they may be grouped together for synchronous operation.

Copyright © 2008–2020, Texas Instruments Incorporated

## 6.9.13 OA

The MCU has three configurable low-current general-purpose operational amplifiers. Each OA input and output terminal is software-selectable and offer a flexible choice of connections for various applications. The OA op amps primarily support front-end analog signal conditioning before analog-to-digital conversion.

INPUT PIN	NUMBER	DEVICE	MODULE	MODULE		MODULE	OUTPUT PI	N NUMBER
PN	ZCA OR ZQW	INPUT SIGNAL	INPUT NAME	BLOCK		OUTPUT SIGNAL	PN	ZCA OR ZQW
P1.6 - 50	G12	OA0I0	OAxI0				P6.0 - 67	B8
P6.2 - 65	A9	OA0I1	OAxI1	040	OA0OUT	OA0O		
P6.5 - 62	B10	OA0I2	OAxIA	OA0				
P1.2 - 56	D11	OA0I3	OAxIB					
P1.4 - 54	E11	OA1I0	OAxI0				P6.4 - 64	A10
P6.6 - 61	A11	OA1I1	OAxI1	0.4.1	OA1OUT	0410		
P6.7 - 59	B12	OA1I2	OAxIA	OA1	UATOUT	OA1O		
P1.3 - 55	D12	OA1I3	OAxIB					

#### Table 6-7. OA Signal Connections

## 6.9.14 Peripheral File Map

Table 6-8 lists the registers and addresses for peripherals with word access. Table 6-9 lists the registers and addresses for peripherals with byte access.

MODULE	REGISTER NAME	ACRONYM	ADDRESS	
Watchdog	Watchdog timer control	WDTCTL	0120h	
waichuog	Capture/compare register 2	TBCCR2	0 96h	
	Capture/compare register 1	TBCCR1	0 94h	
	Capture/compare register 0	TBCCR0	0192h	
	Timer_B register	TBR	0190h	
Timer_B3	Capture/compare control 2	TBCCTL2	0186h	
	Capture/compare control 1	TBCCTL1	0184h	
	Capture/compare control 0	TBCCTL0	0182h	
	Timer_B control	TBCTL	0180h	
	Timer_B interrupt vector	TBIV	011Eh	
	Capture/compare register 2	TACCR1	0176h	
	Capture/compare register 1	TACCR1	0174h	
	Capture/compare register 0	TACCR0	0172h	
	Timer_A register	TAR	0170h	
Timer_A3	Capture/compare control 2	TACCTL2	0166h	
	Capture/compare control 1	TACCTL1	0164h	
	Capture/compare control 0	TACCTL0	0162h	
	Timer_A control	TACTL	0160h	
	Timer_A interrupt vector	TAIV	012Eh	
	Flash control 4	FCTL4	01BEh	
Flack	Flash control 3	FCTL3	012Ch	
Flash	Flash control 2	FCTL2	012Ah	
	Flash control 1	FCTL1	0128h	
	DAC12_1 data	DAC12_1DAT	01CAh	
DAC10	DAC12_1 control	DAC12_1CTL	01C2h	
DAC12	DAC12_0 data	DAC12_0DAT	01C8h	
	DAC12_0 control	DAC12_0CTL	01C0h	
	General control	SD16CTL	0100h	
SD16_A (also see	Channel 0 control	SD16CCTL0	0102h	
Table 6-9)	Channel 0 conversion memory	SD16MEM0	0112h	
	Interrupt vector word register	SD16IV	0110h	
OA Switches	Switch control register 1	SWCTL_1	00CEh	

## Table 6-8. Peripherals With Word Access

MODULE

OA switches

SD16\_A (also see Table 6-8)

OA1

OA0

430FG478, MSP430FG477 REVISED MAY 2020		INSTRUMENTS www.ti.com
		www.u.con
Table 6-9. Peripherals With	Byte Access	
REGISTER NAME	ACRONYM	ADDRESS
Switch control register	SWCTL	0CFh
Switch control register 1	SWCTL1	0CEh
Operational Amplifier 1 control register 1	OA1CTL1	0C3h
Operational Amplifier 1 control register 0	OA1CTL0	0C2h
Operational Amplifier 0 control register 1	OA0CTL1	0C1h
Operational Amplifier 0 control register 0	OA0CTL0	0C0h
Channel 0 input control	SD16INCTL0	0B0h
Analog enable	SD16AE	0B7h
LCD Voltage Control 1	LCDAVCTL1	0AFh
LCD Voltage Control 0	LCDAVCTL0	0AEh
LCD Voltage Port Control 1	LCDAPCTL1	0ADh
LCD Voltage Port Control 0	LCDAPCTL0	0ACh
LCD memory 20	LCDM20	0A4h
LCD memory 16	LCDM16	0A0h
LCD memory 15	LCDM15	09Fh
:	LCDM1	:
LCD memory 1	LCDM1	091h
LCD control and mode	LCDCTL	090h
USCI A0 auto baud rate control	UCA0ABCTL	0x005D
USCI A0 transmit buffer	UCA0TXBUF	0x0067
USCI A0 receive buffer	UCA0RXBUF	0x0066
USCI A0 status	UCA0STAT	0x0065
USCI A0 modulation control	UCA0MCTL	0x0064
USCI A0 baud rate control 1	UCA0BR1	0x0063
USCI A0 baud rate control 0	UCA0BR0	0x0062
USCI A0 control 1	UCA0CTL1	0x0061
USCI A0 control 0	UCA0CTL0	0x0060
USCI A0 IrDA receive control	UCA0IRRCTL	0x005F
USCI A0 IrDA transmit control	UCA0IRTCTL	0x005E
USCI B0 transmit buffer		0x006F

# Table


LCD_A	LCD Voltage Control 1 LCD Voltage Control 0 LCD Voltage Port Control 1 LCD Voltage Port Control 0 LCD memory 20 : LCD memory 16 LCD memory 15 : LCD memory 1 LCD memory 1 LCD control and mode	LCDAVCTL1 LCDAVCTL0 LCDAPCTL1 LCDAPCTL0 LCDM20 : LCDM16 LCDM15 : LCDM1 LCDM1 LCDM1 LCDM1	0AFh 0AEh 0ADh 0ACh 0A4h : 0A0h 09Fh : 091h 090h
USCI_A0, USCI_B0	USCI A0 auto baud rate control USCI A0 transmit buffer USCI A0 receive buffer USCI A0 status USCI A0 modulation control USCI A0 baud rate control 1 USCI A0 baud rate control 0 USCI A0 control 1 USCI A0 control 0 USCI A0 IrDA receive control USCI A0 IrDA transmit control	UCA0ABCTL UCA0TXBUF UCA0RXBUF UCA0STAT UCA0MCTL UCA0BR1 UCA0BR0 UCA0CTL1 UCA0CTL0 UCA0IRRCTL UCA0IRTCTL	0x005D 0x0067 0x0066 0x0065 0x0064 0x0063 0x0062 0x0061 0x0061 0x0060 0x005F 0x005E
USCI_A0, USCI_B0	USCI B0 transmit buffer USCI B0 receive buffer USCI B0 status USCI B0 I2C Interrupt enable USCI B0 baud rate control 1 USCI B0 baud rate control 0 USCI B0 control 1 USCI B0 control 0 USCI B0 I2C slave address USCI B0 I2C own address	UCB0TXBUF UCB0RXBUF UCB0STAT UCB0CIE UCB0BR1 UCB0BR0 UCB0CTL1 UCB0CTL0 UCB0SA UCB0OA	0x006F 0x006E 0x006D 0x006C 0x006B 0x006A 0x0069 0x0068 0x0068 0x0011A 0x0118
Comparator_A	Comparator_A port disable Comparator_A control 2 Comparator_A control 1	CAPD CACTL2 CACTL1	05Bh 05Ah 059h
Brownout, SVS	SVS control register (reset by brownout signal)	SVSCTL	056h
FLL+ Clock	FLL+ Control 1 FLL+ Control 0 System clock frequency control System clock frequency integrator System clock frequency integrator	FLL_CTL1 FLL_CTL0 SCFQCTL SCFI1 SCFI0	054h 053h 052h 051h 050h
RTC (Basic Timer 1)	Real Time Clock Year High Byte Real Time Clock Year Low Byte Real Time Clock Month Real Time Clock Day of Month Basic Timer1 Counter 2 Basic Timer1 Counter 1 Real Time Counter 4 (Real Time Clock Day of Week) Real Time Counter 3 (Real Time Clock Hour) Real Time Counter 2 (Real Time Clock Minute) Real Time Counter 1 (Real Time Clock Second) Real Time Clock Control Basic Timer1 Control	RTCYEARH RTCYEARL RTCMON RTCDAY BTCNT2 BTCNT1 RTCNT4 (RTCDOW) RTCNT3 (RTCHOUR) RTCNT2 (RTCMIN) RTCNT1 (RTCSEC) RTCCTL BTCTL	04Fh 04Eh 04Dh 04Ch 047h 046h 045h 045h 044h 043h 042h 041h 040h



MODULE	REGISTER NAME	ACRONYM	ADDRESS
Port P6	Port P6 selection	P6SEL	037h
	Port P6 direction	P6DIR	036h
	Port P6 output	P6OUT	035h
	Port P6 input	P6IN	034h
Port P5	Port P5 selection	P5SEL	033h
	Port P5 direction	P5DIR	032h
	Port P5 output	P5OUT	031h
	Port P5 input	P5IN	030h
Port P4	Port P4 selection	P4SEL	01Fh
	Port P4 direction	P4DIR	01Eh
	Port P4 output	P4OUT	01Dh
	Port P4 input	P4IN	01Ch
Port P3	Port P3 selection	P3SEL	01Bh
	Port P3 direction	P3DIR	01Ah
	Port P3 output	P3OUT	019h
	Port P3 input	P3IN	018h
Port P2	Port P2 selection Port P2 interrupt enable Port P2 interrupt-edge select Port P2 interrupt flag Port P2 direction Port P2 output Port P2 input	P2SEL P2IE P2IES P2IFG P2DIR P2OUT P2IN	02Eh 02Dh 02Ch 02Bh 02Ah 02Ah 029h 028h
Port P1	Port P1 selection	P1SEL	026h
	Port P1 interrupt enable	P1IE	025h
	Port P1 interrupt-edge select	P1IES	024h
	Port P1 interrupt flag	P1IFG	023h
	Port P1 direction	P1DIR	022h
	Port P1 output	P1OUT	021h
	Port P1 input	P1IN	020h
Special functions	SFR module enable 2	ME2	005h
	SFR module enable 1	ME1	004h
	SFR interrupt flag 2	IFG2	003h
	SFR interrupt flag 1	IFG1	002h
	SFR interrupt enable 2	IE2	001h
	SFR interrupt enable 1	IE1	000h

# Table 6-9. Peripherals With Byte Access (continued)


# 6.10 Input/Output Schematics



# 6.10.1 Port P1, P1.0, Input/Output With Schmitt Trigger

#### Table 6-10. Port P1 (P1.0) Pin Functions


PIN NAME (P1.X)	x	FUNCTION	CONTROL BITS / SIGNALS <sup>(1)</sup>				
			CAPD.x	P1DIR.x	P1SEL.x	P1SEL2.x	
	0	P1.x (I/O)	0	I: 0, O: 1	0	0	
P1.0/TA0/OA0RFB		Timer_A3.CCI0A	0	0	1	0	
P1.0/TA0/OA0RFB		Timer_A3.TA0	0	1	1	0	
		OA0RFB	Х	Х	1	1	



# 6.10.2 Port P1, P1.1, Input/Output With Schmitt Trigger

### Table 6-11. Port P1 (P1.1) Pin Functions


PIN NAME (P1.X)	x	FUNCTION	CONTROL BITS / SIGNALS <sup>(1)</sup>				
			CAPD.x	P1DIR.x	P1SEL.x	P1SEL2.x	
	1	P1.x (I/O)	0	l: 0, O: 1	0	0	
		Timer_A3.CCI0A	0	0	1	0	
P1.1/TA0/MCLK/OA1RFB		Timer_A3.TA0	0	1	1	0	
		OA1RFB	Х	0	1	1	
		MCLK	0	1	1	1	



# 6.10.3 Port P1, P1.2, Input/Output With Schmitt Trigger

### Table 6-12. Port P1 (P1.2) Pin Functions


PIN NAME (P1.X)	x	FUNCTION	CONTROL BITS / SIGNALS <sup>(1)</sup>					
			CAPD.x	P1DIR.x	P1SEL.x	P1SEL2.x = 0 OAN (OA0)	P1SEL2.x = 0 SD16AE.x	
P1.2/TA1/A4-/OA0I3	2	P1.x (I/O)	0	I: 0, O: 1	0	xx	0	
		Timer_A3.CCI1 A	0	0	1	хх	0	
		Timer_A3.TA1	0	1	1	xx	0	
		A4-	х	x	х	xx	1	
		OA013	х	х	х	10	1	



# 6.10.4 Port P1, P1.3, Input/Output With Schmitt Trigger

Table 6-13	Port P1	(P1.3) Pin	Functions
------------	---------	------------	-----------


PIN NAME (P1.X)	x	X FUNCTION	CONTROL BITS / SIGNALS <sup>(1)</sup>						
			CAPD.x	P1DIR.x	P1SEL.x	P1SEL2.x = 0 OAN (OA1)	P1SEL2.x = 0 SD16AE.x		
P1.3/TBOUTH/ SVSOUT/A4+/OA1I3 3		P1.x (I/O)	0	I: 0, O: 1	0	xx	0		
	3	TBOUTH	0	0	1	xx	0		
		SVSOUT	0	1	1	xx	0		
		A4+	х	x	x	xx	1		
		OA1I3	x	x	x	10	1		




# 6.10.5 Port P1, P1.4, Input/Output With Schmitt Trigger

### Table 6-14. Port P1 (P1.4) Pin Functions


			CONTROL BITS / SIGNALS <sup>(1)</sup>						
PIN NAME (P1.X) X	x	FUNCTION	CAPD.x	P1DIR.x	P1SEL.x	P1SEL2.x = 0 SD16AE.x	P1SEL2.x = 0 OAP (OA1)	P1SEL2.x = 0 DAC12OPS (DAC12_1)	
		P1.x (I/O)		I: 0, O: 1	0	0	xx	0	
		TBCLK		0	1	0	xx	0	
P1.4TBCLK/	4	SMCLK		1	1	0	xx	0	
SMCLK/A3-/ 4 OA1I0/DAC1	4	A3-		х	х	1	xx	0	
		OA1I0		х	х	1	0	0	
		DAC1		х	х	х	ХХ	1	




## 6.10.6 Port P1, P1.5, Input/Output With Schmitt Trigger




PIN NAME (P1.X)				CONTROL BIT	S / SIGNALS <sup>(1)</sup>	
	X	FUNCTION	CAPD.x	P1DIR.x		P1SEL2.x = 0 SD16AE.x
P1.5/ACLK/ACLK/A3+	5	P1.x (I/O)	0	I: 0, O: 1	0	0
		TACLK	0	0	1	0
		ACLK	0	1	1	0
		A3+	х	x	х	1




# 6.10.7 Port P1, P1.6, Input/Output With Schmitt Trigger




			CONTROL BITS / SIGNALS <sup>(1)</sup>							
PIN NAME (P1.X)	x	FUNCTION	P1DIR.x	P1SEL.x	P1SEL2.x = 0 CAPD.x	P1SEL2.x = 0 SD16AE.x	P1SEL2.x = 0 OAP (OA0)	P1SEL2.x = 0 DAC12OPS (DAC12_0)		
		P1.x (I/O)	I: 0, O: 1	0	0	0	xx	0		
		CA0	х	x	1 or selected	х	xx	x		
P1.6/CA0/A2-/ OA0I0/DAC0 6	6	A2-	х	x	х	1	xx	x		
		OA010	х	x	х	х	0	x		
		DAC0	х	x	х	х	xx	1		




# 6.10.8 Port P1, P1.7, Input/Output With Schmitt Trigger




				CONTROL BIT	S / SIGNALS <sup>(1)</sup>	
PIN NAME (P1.X)	x	<b>FUNCTION</b>	P1DIR.x	P1SEL.x	P1SEL2.x = 0 CAPD.x	P1SEL2.x = 0 SD16AE.x
P1.7/CA1/A2+	7	P1.x (I/O)	l: 0, O: 1	0	0	0
		CA1	х	х	1 or selected	х
		A2+	х	х	х	1




## 6.10.9 Port P2, P2.0 and P2.1, Input/Output With Schmitt Trigger




	x	FUNCTION	CONTROL BITS / SIGNALS <sup>(1)</sup>				
PIN NAME (P2.X)	^	FUNCTION	P2DIR.x	P2SEL.x	LCDS0		
		P2.x (I/O)	I: 0, O: 1	0	0		
	0	Timer_A3.CCI2A	0	1	0		
P2.0/TA2/S1	0	Timer_A3.TA2	1	1	0		
		S1	х	х	1		
		P2.x (I/O)	I: 0, O: 1	0	0		
P2.1/TB0/S0	1	Timer_B3.CCI0A	0	1	0		
	1	Timer_B3.TB0	1	1	0		
		S0	х	x	1		



# 6.10.10 Port P2, P2.2 and P2.3, Input/Output With Schmitt Trigger



	x	FUNCTION	CONTROL BI	CONTROL BITS / SIGNALS		
PIN NAME (P2.X)	^	FUNCTION	P2DIR.x	P2SEL.x		
	2	P2.x (I/O)	I: 0, O: 1	0		
P2.2/TB1		Timer_B3.CCI1A	0	1		
		Timer_B3.TB1	1	1		
P2.3/TB2	3	P2.x (I/O)	I: 0, O: 1	0		
		Timer_B3.CCI2A	0	1		
		TimerB3.TB2	1	1		




# 6.10.11 Port P2, P2.4 and P2.5, Input/Output With Schmitt Trigger

### Table 6-20. Port P2 (P2.4 and P2.5) Pin Functions


PIN NAME (P2.X)	v	FUNCTION	S / SIGNALS <sup>(1)</sup>	
	^	FUNCTION	P2DIR.x	P2SEL.x
P2.4/UCA0TXD/UCA0SIMO	4	P2.x (I/O)	I: 0, O: 1	0
		UCA0TXD/UCA0SIMO <sup>(2)</sup>	Х	1
P2.5/UCA0RXD/UCA0SOMI	5	P2.x (I/O)	I: 0, O: 1	0
		UCA0RXD/UCA0SOMI <sup>(2)</sup>	Х	1

(1) x = don't care

(2) The pin direction is controlled by the USCI module.




## 6.10.12 Port P2, P2.6 and P2.7, Input/Output With Schmitt Trigger



			CONTROL BITS / SIGNALS <sup>(1)</sup>		
PIN NAME (P2.X)	^	FUNCTION	P2DIR.x	P2SEL.x	LCDS0
		P2.x (I/O)	I: 0, O: 1	0	0
P2.6/CAOUT/S2	6	CAOUT	1	1	0
		S2	x	x	1
P2.7/S3		P2.x (I/O)	I: 0, O: 1	0	0
	7	Vss	1	1	0
		S3	x	x	1

## 6.10.13 Port P3, P3.0 and P3.3, Input/Output With Schmitt Trigger




#### Table 6-22. Port P3 (P3.0 and P3.3) Pin Functions

	v	FUNCTION	CONTROL BIT	. BITS / SIGNALS <sup>(1)</sup>	
PIN NAME (P3.X)	^	FUNCTION	P3DIR.x	P3SEL.x	
P3.0/UCB0STE/UCA0CLK	0	P3.x (I/O)	l: 0, O: 1	0	
P3.0/UCB0STE/UCAUCEK	0	UCB0STE/UCA0CLK <sup>(2)</sup>	Х	1	
P3.3/UCB0CLK/UCA0STE	3	P3.x (I/O)	I: 0, O: 1	0	
		UCB0CLK/UCA0STE <sup>(2)</sup>	х	1	

(1) x = don't care

(2) The pin direction is controlled by the USCI module.



### 6.10.14 Port P3, P3.1 and P3.2, Input/Output With Schmitt Trigger


### Table 6-23. Port P3 (P3.1 and P3.2) Pin Functions

	IE (P3.X) X	FUNCTION	CONTROL BITS / SIGNALS <sup>(1)</sup>			
PIN NAME (P3.X)	^	FUNCTION	P3DIR.x	P3SEL.x	LCDS24	
		P3.x (I/O)	I: 0, O: 1	0	0	
P3.1/UCB0SIMO/ UCB0SDA/S26	1	UCB0SIMO/UCB0SD A <sup>(2)(3)</sup>	х	1	0	
		S26	х	x	1	
		P3.x (I/O)	I: 0, O: 1	0	0	
P3.2/UCB00SOMI/ UCB0SCL/S27	2	UCB0SOMI/UCB0SC L <sup>(2)(3)</sup>	х	1	0	
		S27	х	x	1	

(1) x = don't care

(2) The pin direction is controlled by the USCI module.

(3) In case the I2C functionality is selected the output drives only the logical 0 to  $V_{SS}$  level.




## 6.10.15 Port P3, P3.4 to P3.7, Input/Output With Schmitt Trigger

#### Table 6-24. Port P3 (P3.4 to P3.7) Pin Functions

	v	FUNCTION	CONTROL BITS / SIGNALS <sup>(1)</sup>		
PIN NAME (P3.X)	X	FUNCTION	P3DIR.x	P3SEL.x	LCDS28
P3.4/S28	4	P3.x (I/O)	I: 0, O: 1	0	0
P3.4/520	4	S28	x	x	1
P3.5/S29	5	P3.x (I/O)	I: 0, O: 1	0	0
F3.0/329	5	S29	x	x	1
D2 6/620	6	P3.x (I/O)	I: 0, O: 1	0	0
P3.6/S30		S30	x	x	1
D0 7/004	7	P3.x (I/O)	I: 0, O: 1	0	0
P3.7/S31	1	S31	x	x	1


(1) x: Don't care



# 6.10.16 Port P4, P4.0 to P4.7, Input/Output With Schmitt Trigger

#### Table 6-25. Port P4 (P4.0 to P4.7) Pin Functions


	v	FUNCTION	CONTROL BITS / SIGNALS <sup>(1)</sup>		
PIN NAME (P4.X)	x	FUNCTION	P4DIR.x	P4SEL.x	LCDS4/8
P4.0/S11	0	P4.x (I/O)	I: 0, O: 1	0	0 (LCDS8)
P4.0/511	0	S11	х	х	1 (LCDS8)
P4.1/S10	1	P4.x (I/O)	I: 0, O: 1	0	0 (LCDS8)
P4.1/510	I	S10	х	х	1 (LCDS8)
D4 0/00	0	P4.x (I/O)	I: 0, O: 1	0	0 (LCDS8)
P4.2/S9	2	S9	х	х	1 (LCDS8)
D4 0/00	2	P4.x (I/O)	I: 0, O: 1	0	0 (LCDS8)
P4.3/S8	3	S8	х	х	1 (LCDS8)
D4 4/07	4	P4.x (I/O)	I: 0, O: 1	0	0 (LCDS4)
P4.4/S7	4	S7	х	х	1 (LCDS4)
	E.	P4.x (I/O)	I: 0, O: 1	0	0 (LCDS4)
P4.5/S6	5	S6	х	х	1 (LCDS4)
D4 6/85	6	P4.x (I/O)	I: 0, O: 1	0	0 (LCDS4)
P4.6/S5 6	O	S5	х	x	1 (LCDS4)
D4 7/04	7	P4.x (I/O)	I: 0, O: 1	0	0 (LCDS4)
P4.7/S4	7	S4	х	х	1 (LCDS4)



## 6.10.17 Port P5, P5.0 and P5.1, Input/Output With Schmitt Trigger

### Table 6-26. Port P5 (P5.0 and P5.1) Pin Functions


	v	FUNCTION	COI	NTROL BITS / SIGNAL	.S <sup>(1)</sup>
PIN NAME (P5.X)	•	FUNCTION	P5DIR.x	P5SEL.x	LCDS20
DE 0/820	P5.0/S20 0	P5.x (I/O)	I: 0, O: 1	0	0
P5.0/520		S20	x	x	1
P5.1/S21 1	4	P5.x (I/O)	l: 0, O: 1	0	0
	I	S21	x	x	1



# 6.10.18 Port P5, P5.2 to P5.7, Input/Output With Schmitt Trigger

### Table 6-27. Port P5 (P5.2 to P5.7) Pin Functions

	v	FUNCTION	CONTOL BITS	5 / SIGNALS <sup>(1)</sup>
PIN NAME (P5.X)	X	FUNCTION	P5DIR.x	P5SEL.x
P5.2/COM1	2	P5.x (I/O)	I: 0, O: 1	0
F5.2/COIVIT	2	COM1	x	1
P5.3/COM2	3	P5.x (I/O)	I: 0, O: 1	0
F3.3/GOIVIZ	3	COM2	x	1
P5.4/COM3	4	P5.x (I/O)	I: 0, O: 1	0
P5.4/COIVI3	4	COM3	x	1
P5.5/R23	5	P5.x (I/O)	I: 0, O: 1	0
P0.0/R23	C	R23	x	1
	6	P5.x (I/O)	l: 0, O: 1	0
P5.6/LCDREF/R13	6	R13 or LCDREF	x	1
	7	P5.x (I/O)	l: 0, O: 1	0
P5.7/R03	1	R03	x	1






#### Table 6-28. Port P6 (P6.0 and P6.3) Pin Functions

	v	FUNCTION	CONTROL BIT	S / SIGNALS <sup>(1)</sup>
PIN NAME (P6.X)	^	FUNCTION	P6DIR.x	P6SEL.x
		P6.x (I/O)	I: 0, O: 1	0
P6.0/A0+/OA0O	0	A0+	x	1
		OA0O	x	1
		P6.x (I/O)	l: 0, O: 1	0
P6.3/A1+/OA1O	3	A1+	x	1
	-	OA1O	x	1







## 6.10.20 Port P6, P6.1 and P6.4, Input/Output With Schmitt Trigger

Table 6-29. Port P6 (P6.1 and P6.4) Pin Functions


	×	FUNCTION	CONTROL BIT	S / SIGNALS <sup>(1)</sup>
PIN NAME (P6.X)	^	FUNCTION	P6DIR.x	P6SEL.x
		P6.x (I/O)	I: 0, O: 1	0
P6.1/A0- /OA0FB	1	A0-	x	1
		OA0FB	x	1
P6.4/A1- /OA1FB		P6.x (I/O)	I: 0, O: 1	0
	4	A1-	x	1
		OA1FB	x	1



## 6.10.21 Port P6, P6.2, P6.5, and P6.6, Input/Output With Schmitt Trigger



PIN NAME (P6.X)	x	FUNCTION	CONTROL BIT	S / SIGNALS <sup>(1)</sup>
FIN NAME (FO.A)	^	FUNCTION	P6DIR.x	P6SEL.x
P6.2/OA0I1	2	P6.x (I/O)	I: 0, O: 1	0
P6.2/0A011		OA0I1	x	1
P6.5/OA012	5	P6.x (I/O)	I: 0, O: 1	0
P6.5/0A012		OA012	x	1
	6	P6.x (I/O)	I: 0, O: 1	0
P6.6/OA1I1	6	OA1I1	x	1




# 6.10.22 Port P6, P6.7, Input/Output With Schmitt Trigger

### Table 6-31. Port P6 (P6.7) Pin Functions

	v	v	X FUNCTION		CONTROL BITS / SIGNALS		
PIN NAME (P6.X)	~	FUNCTION	P6DIR.x	P6SEL.x	VLDx		
P6.7/OA112/SVSIN 7		P6.x (I/O)	I: 0, O: 1	0	х		
	7	OA1I2	х	1	х		
		SVSIN	х	1	1111		


### 6.10.23 Segment Pin Schematic: Sx, Dedicated Segment Pins



#### Table 6-32. Sx Pin Functions

	v	FUNCTION	CONTROL BITS / SIGNALS
PIN NAME (P6.X)	X	FUNCTION	LCDSy
Sx	10	Sx	1 (LCDS12)
Sx	12	3-state	0 (LCDS12)
Sx	13	Sx	1 (LCDS12)
Sx	13	3-state	0 (LCDS12)
Sx	14	Sx	1 (LCDS12)
Sx	14	3-state	0 (LCDS12)
6×	45	Sx	1 (LCDS12)
Sx	15	3-state	0 (LCDS12)
Sx	16	Sx	1 (LCD16)
Sx	10	3-state	0 (LCD16)
Sx	47	Sx	1 (LCD16)
Sx	17	3-state	0 (LCD16)
<b>C</b>	10	Sx	1 (LCD16)
Sx	18	3-state	0 (LCD16)
Sx	19	Sx	1 (LCDS16)
3x	19	3-state	0 (LCDS16)
Sx	22	Sx	1 (LCDS20)
Sx	22	3-state	0 (LCDS20)
<b>C</b>	00	Sx	1 (LCDS20)
Sx	23	3-state	0 (LCDS20)
Sx	24	Sx	1 (LCDS24)
3x	24	3-state	0 (LCDS24)
S	25	Sx	1 (LCDS24)
Sx	25	3-state	0 (LCDS24)


# 6.10.24 Segment Pin Schematic: COM0, Dedicated COM0 Pin



#### Table 6-33. COM0 Pin Functions

PIN NAME	X	FUNCTION
COM0		COM0

## 6.10.25 JTAG Pins TMS, TCK, TDI/TCLK, TDO/TDI, Input/Output With Schmitt Trigger or Output



During Programming Activity and During Blowing of the Fuse, Pin TDO/TDI Is Used to Apply the Test Input Data for JTAG Circuitry

### 6.10.26 JTAG Fuse Check Mode

For details on the JTAG fuse check mode, see the MSP430x4xx Family User's Guide.

## 7 Device and Documentation Support

#### 7.1 Device Support

#### 7.1.1 Getting Started and Next Steps

For more information on the MSP430F4x family of devices and the tools and libraries that are available to help with your development, visit the MSP430<sup>™</sup> ultra-low-power sensing & measurement MCUs overview page.

#### 7.1.2 Development Tools Support

All MSP430<sup>™</sup> microcontrollers are supported by a wide variety of software and hardware development tools. Tools are available from TI and various third parties. See them all at www.ti.com/msp430tools.

#### 7.1.2.1 Recommended Hardware Options

#### 7.1.2.1.1 Target Socket Boards

The target socket boards allow easy programming and debugging of the device using JTAG. They also feature header pin outs for prototyping. Target socket boards are orderable individually or as a kit with the JTAG programmer and debugger included. The following table shows the compatible target boards and the supported packages.

Package	Target Board and Programmer Bundle	Target Board Only
80-pin LQFP (PN)	MSP-FET430U80	MSP-TS430PN80

#### 7.1.2.1.2 Experimenter Boards

Experimenter Boards and Evaluation kits are available for some MSP430 devices. These kits feature additional hardware components and connectivity for full system evaluation and prototyping. See www.ti.com/msp430tools for details.

#### 7.1.2.1.3 Debugging and Programming Tools

Hardware programming and debugging tools are available from TI and from its third party suppliers. See the full list of available tools at www.ti.com/msp430tools.

#### 7.1.2.1.4 Production Programmers

The production programmers expedite loading firmware to devices by programming several devices simultaneously.

Part Number	PC Port	Features	Provider
MSP-GANG	Serial and USB	Program up to eight devices at a time. Works with PC or standalone.	Texas Instruments

#### 7.1.2.2 Recommended Software Options

#### 7.1.2.2.1 Integrated Development Environments

Software development tools are available from TI or from third parties. Open source solutions are also available.

This device is supported by Code Composer Studio<sup>™</sup> IDE (CCS).



#### 7.1.2.2.2 MSP430Ware

MSP430Ware is a collection of code examples, data sheets, and other design resources for all MSP430 devices delivered in a convenient package. In addition to providing a complete collection of existing MSP430 design resources, MSP430Ware also includes a high-level API called MSP430 Driver Library. This library makes it easy to program MSP430 hardware. MSP430Ware is available as a component of CCS or as a standalone package.

#### 7.1.2.2.3 Command-Line Programmer

MSP430 Flasher is an open-source shell-based interface for programming MSP430 microcontrollers through a FET programmer or eZ430 using JTAG or Spy-Bi-Wire (SBW) communication. MSP430 Flasher can be used to download binary files (.txt or .hex) files directly to the MSP430 microcontroller without the need for an IDE.

#### 7.1.3 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP MCU devices. Each MSP MCU commercial family member has one of two prefixes: MSP or XMS. These prefixes represent evolutionary stages of product development from engineering prototypes (XMS) through fully qualified production devices (MSP).

**XMS** – Experimental device that is not necessarily representative of the final device's electrical specifications

MSP - Fully qualified production device

XMS devices are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

MSP devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (XMS) have a greater failure rate than the standard production devices. TI recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the temperature range, package type, and distribution format. Figure 7-1 provides a legend for reading the complete device name.



MSP 43	80 F 5 438 A I PM T	-EP				
Processor Family MCU Platform Device T	ype Packag	mperature Range				
Processor Family	CC = Embedded RF Radio MSP = Mixed-Signal Processor XMS = Experimental Silicon PMS = Prototype Device					
MCU Platform	430 = MSP430 low-power microcor	ntroller platform				
Device Type	<b>Memory Type</b> C = ROM F = Flash FR = FRAM G = Flash L = No nonvolatile memory	Specialized Application AFE = Analog front end BQ = Contactless power CG = ROM medical FE = Flash energy meter FG = Flash medical FW = Flash electronic flow meter				
Series	1 = Up to 8 MHz 2 = Up to 16 MHz 3 = Legacy 4 = Up to 16 MHz with LCD driver	5 = Up to 25 MHz 6 = Up to 25 MHz with LCD driver 0 = Low-voltage series				
Feature Set	Various levels of integration within a	tegration within a series				
Optional: Revision	Updated version of the base part nu	f the base part number				
Optional: Temperature Range	$S = 0^{\circ}C \text{ to } 50^{\circ}C \\C = 0^{\circ}C \text{ to } 70^{\circ}C \\I = -40^{\circ}C \text{ to } 85^{\circ}C \\T = -40^{\circ}C \text{ to } 105^{\circ}C$					
Packaging	http://www.ti.com/packaging					
Optional: Tape and Reel	T = Small reel R = Large reel No markings = Tube or tray					
Optional: Additional Features	-EP = Enhanced product (-40°C to -HT = Extreme temperature parts (- -Q1 = Automotive Q100 qualified	105°C) -55°C to 150°C)				

Figure 7-1. Device Nomenclature

STRUMENTS

www.ti.com

#### 7.2 **Documentation Support**

The following documents describe the MSP430FG47x devices. Copies of these documents are available on the Internet at www.ti.com.

- **SLAU056** MSP430F4xx Family User's Guide. Detailed information on the modules and peripherals available in this device family.
- **SLAZ372** MSP430FG479 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of the device.
- **SLAZ371** MSP430FG478 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of the device.
- **SLAZ370** MSP430FG477 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of the device.

#### 7.3 **Related Links**

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
MSP430FG479	Click here	Click here	Click here	Click here	Click here
MSP430FG478	Click here	Click here	Click here	Click here	Click here
MSP430FG477	Click here	Click here	Click here	Click here	Click here

#### Table 7-1. Related Links

#### 7.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help – straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### **Trademarks** 7.5

MicroStar Junior, MSP430, Code Composer Studio, TI E2E are trademarks of Texas Instruments.

#### 7.6 **Electrostatic Discharge Caution**



ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 7.7 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

#### 7.8 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

Copyright © 2008–2020, Texas Instruments Incorporated

## 8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		QLy	(2)	(6)	(3)		(4/5)	
MSP430FG477IPN	ACTIVE	LQFP	PN	80	119	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430FG477	Samples
MSP430FG477IPNR	ACTIVE	LQFP	PN	80	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430FG477	Samples
MSP430FG477IZCAR	ACTIVE	NFBGA	ZCA	113	2500	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85	FG477	Samples
MSP430FG478IPNR	ACTIVE	LQFP	PN	80	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430FG478	Samples
MSP430FG478IZCAR	ACTIVE	NFBGA	ZCA	113	2500	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85	FG478	Samples
MSP430FG479IPN	ACTIVE	LQFP	PN	80	119	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430FG479	Samples
MSP430FG479IPNR	ACTIVE	LQFP	PN	80	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430FG479	Samples
MSP430FG479IZCA	ACTIVE	NFBGA	ZCA	113	260	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85	FG479	Samples
MSP430FG479IZCAR	ACTIVE	NFBGA	ZCA	113	2500	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85	FG479	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



#### www.ti.com

# PACKAGE OPTION ADDENDUM

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




www.ti.com

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430FG477IZCAR	NFBGA	ZCA	113	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q1
MSP430FG479IZCAR	NFBGA	ZCA	113	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

27-Jan-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430FG477IZCAR	NFBGA	ZCA	113	2500	350.0	350.0	43.0
MSP430FG479IZCAR	NFBGA	ZCA	113	2500	350.0	350.0	43.0


# Texas Instruments

www.ti.com

### TRAY



PACKAGE MATERIALS INFORMATION



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
MSP430FG477IZCAR	ZCA	NFBGA	113	2500	10 x 26	150	315	135.9	7620	11.8	10	10.35
MSP430FG479IPN	PN	LQFP	80	119	7 x 17	150	315	135.9	7620	17.9	14.3	13.95
MSP430FG479IZCA	ZCA	NFBGA	113	260	10 x 26	150	315	135.9	7620	11.8	10	10.35
MSP430FG479IZCA	ZCA	NFBGA	113	260	10 x 26	150	315	135.9	7620	11.8	10	10.35
MSP430FG479IZCAR	ZCA	NFBGA	113	2500	10 x 26	150	315	135.9	7620	11.8	10	10.35


\*All dimensions are nominal

# ZCA0113A

# PACKAGE OUTLINE

NFBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.




# ZCA0113A

# **EXAMPLE BOARD LAYOUT**

# NFBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature number SNVA009 (www.ti.com/lit/snva009).




# ZCA0113A

# **EXAMPLE STENCIL DESIGN**

# NFBGA - 1 mm max height

PLASTIC BALL GRID ARRAY




NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.




# **PN0080A**



# **PACKAGE OUTLINE**

# LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing All lifear differsions are in minimeters, vary amore per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC registration MS-026.




# **PN0080A**

# **EXAMPLE BOARD LAYOUT**

# LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).




# PN0080A

# **EXAMPLE STENCIL DESIGN**

# LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 16-bit Microcontrollers - MCU category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below :

M30302FCPFP#U3 MB96F683RBPMC-GSAE1 R5F111PGGFB#30 R5F107DEGSP#X0 R5F21172DSP#U0 MB90F568PMCR-GE1 MB96F387RSBPMC-GS-N2E2 MB96F018RBPMC-GSE1 R5F2135CCDFP#30 MB90F548GPF-GE1 MB90F395HAPMCR-GS-SPE2 MB96F395RWAPMC-GSE2 CY90F497GPMC-GE1 MB96F693RBPMC-GSE1 SAK-XC2287-96F80L AC ST10F280 MB96F338RSAPMCR-GK5E2 CY90096PF-G-002-BND-ERE1 R5F21236JFP#U1 R5F21104DFP#U0 R5F10WLCAFB#30 R5F10WLCAFB#50 M30291FCHP#U7A R5F111MGGFB#30 R5F104LEAFB#10 R5F10RF8AFP#10 R5F104MGGFB#10 R5F104MHAFA#10 R5F140LKAFB#30 R5F140LLGFB#30 R5F1176AGSM#30 R5F10369ASM#35 R5F10KBCGFP#V0 R5F10EGDGFB#V0 R5F104FDAFP#10 R5F104GAAFB#10 R5F104LFAFB#10 R5F100MGGFB#10 R5F140PLGFB#30 R5F10266GSP#35 R5F11BBCGFP#30 R5F110PJGFB#30 R5F10266ASM#35 R5F10267GSM#35 R5F10WLFAFA#30 R5F10WLAAFA#30 R5F10RLAGNB#20 R5F1026AGSP#35 R5F10268GSP#35 R5F1026AGSP#55