SCBS234D - SEPTEMBER 1992 - REVISED MAY 1997

- B-Port Outputs Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art *EPIC-*II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- ESD Protection Exceeds 2000 V Per MIL-STD-833, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Impedance State During Power Up and Power Down
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Plastic (N) and Ceramic (J) DIPs, and Ceramic Flat (W) Package

description

These octal transceivers and line drivers are designed for asynchronous communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

SN54ABT2245 J OR W PACKAGE										
SN74ABT2245 DB, DW, N, OR PW PACKAGE										
(TOP VIEW)										

	(,	,
DIR [1	\cup_{20}	
A1 [2	19] OE
A2 [3	18] B1
A3 [4	17] B2
A4 [5	16] B3
A5 [6	15] B4
A6 [7	14] B5
A7 [8	13] B6
A8	9	12] B7
GND [10	11] B8

SN54ABT2245 . . . FK PACKAGE (TOP VIEW)

	A2 A1 V _{CC} OE	
A3	4 ^{3 2 1 20 19} 18 E	31
A3 A4 A5 A6 A7	5 17 E	32
A5	☐ 6 16 <u></u> E	33
A6	☐ 7 15 <u></u> E	34
A7	B 14 E	35
	A8 3ND B8 B7 B7 B6	

The B-port outputs, which are designed to sink up to 12 mA, include equivalent $25-\Omega$ series resistors to reduce overshoot and undershoot.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

The SN54ABT2245 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT2245 is characterized for operation from –40°C to 85°C.

	FUNCTION TABLE										
INP	UTS	OPERATION									
OE	DIR	OPERATION									
L	L	B data to A bus									
L	Н	A data to B bus									
Н	Х	Isolation									



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated


SCBS234D - SEPTEMBER 1992 - REVISED MAY 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





To Seven Other Channels



SCBS234D - SEPTEMBER 1992 - REVISED MAY 1997







All resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Input voltage range, VI (except I/O ports) (see No	0.5 V to 7 V ote 1)0.5 V to 7 V r power-off state, V _O 0.5 V to 5.5 V
	4ABT2245 (except B port)
	4ABT2245 (except B port) 128 mA
	rt
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	
	DB package 115°C/W
	DW package
	N package 67°C/W
ļ	PW package 128°C/W
Storage temperature range, T _{stg}	

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.



SN54ABT2245, SN74ABT2245 OCTAL TRANSCEIVERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS SCBS234D – SEPTEMBER 1992 – REVISED MAY 1997

recommended operating conditions (see Note 3)

			SN54AB	T2245	SN74AB	UNIT		
			MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage	4.5	5.5	4.5	5.5	V		
VIH	High-level input voltage		2		2		V	
VIL	Low-level input voltage			0.8		0.8	V	
VI	Input voltage		0	VCC	0	VCC	V	
lau	High-level output current	A port		-24		-32	2 mA	
ЮН	High-level output current	B port		-12		-12		
	Low-level output current	A port		48		64	mA	
IOL	Low-level output current	B port		12		12	IIIA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		5		5	ns/V	
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V	
ТА	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



SCBS234D - SEPTEMBER 1992 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	RAMETER	TEST CON		т	A = 25°C	;	SN54AB	T2245	SN74ABT2245		UNIT
PA	RAMEIER	TESTCON	DITIONS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNII
VIK		V _{CC} = 4.5 V,	lı = –18 mA			-1.2		-1.2		-1.2	V
		V _{CC} = 4.5 V,	I _{OH} = -1 mA	3.35			3.3		3.35		
	Data	V _{CC} = 5 V,	I _{OH} = -1 mA	3.85			3.8		3.85		
	B port		I _{OH} = -3 mA				3		3.1		
Varia		$V_{CC} = 4.5 V$	I _{OH} = -12 mA	2.6					2.6		V
VOH		V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.5			2.5		2.5		V
	Anort	V _{CC} = 5 V,	I _{OH} = -3 mA	3			3		3		
	A port		I _{OH} = -24 mA	2			2				
		$V_{CC} = 4.5 V$	I _{OH} = -32 mA	2*					2		
	Rport		I _{OL} = 8 mA			0.65		0.8		0.65	
Va	B port		I _{OL} = 12 mA			0.8				0.8	V
VOL	Anort	V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			v
	A port		I _{OL} = 64 mA			0.55*				0.55	
V _{hys}	-		-		100						mV
-	Control inputs	V _{CC} = 0 to 5.5 V, V _I =	VCC or GND			±1		±1		±1	
lj	A or B ports	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ $V_{I} = V_{CC} \text{ or GND}$				±20		±20		±20	μA
I _{OZH} ‡	OZH [‡] $V_{CC} = 2.1 V to 5.5 V,$ $V_{O} = 2.7 V, OE \ge 2 V$					10		10		10	μA
I _{OZL} ‡		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ $V_{O} = 0.5 \text{ V}, \overline{OE} \ge 2 \text{ V}$				-10		-10		-10	μA
IOZPU	§	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V}, \overline{C}$	DE = X			±50		±50		±50	μA
IOZPD	§	$V_{CC} = 2.1 \text{ V to 0},$ $V_{O} = 0.5 \text{ V to 2.7 V}, \overline{C}$				±50		±50		±50	μA
loff		V _{CC} = 0,	V_{I} or $V_{O} \le 4.5 V$			±100				±100	μA
ICEX	Outputs high	V _{CC} = 5.5 V,	V _O = 5.5 V			50		50		50	μA
	B port			-25		-100	-25	-100	-25	-100	
IO¶	A port	V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
	1	V _{CC} = 5.5 V,	Outputs high		1	250		250		250	μA
ICC	A or B ports	$I_{O} = 0,$	Outputs low		24	32		32		32	mA
		$V_{I} = V_{CC}$ or GND	Outputs disabled		0.5	250		250		250	μA
	Doto inputo	V _{CC} = 5.5 V, One input at 3.4 V,	Outputs enabled			1.5		1.5		1.5	
∆ICC [#]	Data inputs	Other inputs at V _{CC} or GND	ther inputs at			0.05		0.05		0.05	mA
	Control inputs	V_{CC} = 5.5 V, One inp Other inputs at V_{CC} of				1.5		1.5		1.5	
Ci		V _I = 2.5 V or 0.5 V			3						pF
Cio		V _O = 2.5 V or 0.5 V			6						pF

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at V_{CC} = 5 V.

 \ddagger The parameters I_{OZH} and I_{OZL} include the input leakage current.

§ This parameter is characterized but not production tested.

 \P Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[#]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.




SCBS234D - SEPTEMBER 1992 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54AB	T2245	SN74AB	UNIT		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
^t PLH	A	В	1	2.5	3.4	1	4	1	3.8	ns	
^t PHL		В	1	3.2	4.2	1	4.6	1	4.5	115	
^t PLH	В	А	1	2.2	3.2	1	3.8	1	3.6	ns	
^t PHL	В	~	1	2.7	3.6	1	4.2	1	4	115	
^t PZH	OE	А	1	3.3	4.6	1	5.6	1	5.5	ns	
t _{PZL}	OE	A	1	3.2	4.7	1	6	1	5.7	115	
^t PHZ	ŌĒ	А	2	4	5.1	2	5.7	2	5.6	ns	
^t PLZ	UE	A	1	2.9	4	1	4.6	1	4.5	115	
^t PZH		P	1.5	3.6	4.9	1.5	6.3	1.5	6.1		
^t PZL	OE	В	1.5	3.9	5.3	1.5	6.6	1.5	6.3	ns	
^t PHZ		В	1.5	3.6	4.7	1.5	5.5	1.5	5.3		
^t PLZ	OE	OE	В	1.5	3.3	4.4	1.5	4.9	1.5	4.8	ns



SCBS234D - SEPTEMBER 1992 - REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
- C. All input pulses are supplied by generators having the following characteristics: PRR \le 10 MHz, 20 = 50 Ω , t_f \le 2.5 ns, t_f \le 2.5 ns

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9560601Q2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9560601Q2A SNJ54 ABT2245FK	Samples
5962-9560601QRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9560601QR A SNJ54ABT2245J	Samples
5962-9560601QSA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9560601QS A SNJ54ABT2245W	Samples
SN74ABT2245DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AA245	Samples
SN74ABT2245DBRG4	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AA245	Samples
SN74ABT2245DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT2245	Samples
SN74ABT2245DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT2245	Samples
SN74ABT2245N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74ABT2245N	Samples
SN74ABT2245PW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AA245	Samples
SN74ABT2245PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AA245	Samples
SNJ54ABT2245FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9560601Q2A SNJ54 ABT2245FK	Samples
SNJ54ABT2245J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9560601QR A SNJ54ABT2245J	Samples
SNJ54ABT2245W	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9560601QS A SNJ54ABT2245W	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.



www.ti.com

PACKAGE OPTION ADDENDUM

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ABT2245, SN74ABT2245 :

• Catalog : SN74ABT2245

Military : SN54ABT2245

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product




• Military - QML certified for Military and Defense Applications




Texas


STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT2245DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74ABT2245DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74ABT2245PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

9-Aug-2022



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT2245DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74ABT2245DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74ABT2245PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-9560601Q2A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-9560601QSA	W	CFP	20	1	506.98	26.16	6220	NA
SN74ABT2245DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74ABT2245N	N	PDIP	20	20	506	13.97	11230	4.32
SN74ABT2245PW	PW	TSSOP	20	70	530	10.2	3600	3.5
SNJ54ABT2245FK	FK	LCCC	20	1	506.98	12.06	2030	NA
SNJ54ABT2245W	W	CFP	20	1	506.98	26.16	6220	NA

DB0020A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



DB0020A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0020A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only.
 E. Falls within Mil-Std 1835 GDFP2-F20



PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Bus Transceivers category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below :

 74LS645N
 5962-8968201LA
 AMIS-49200-XTP
 GTL2014PWZ
 SN74LXC1T45QDRYRQ1
 74LVC8T245BQ-Q100J

 MC74LCX245MNTWG
 TC7WPB8306L8X,LF(S
 MM74HC245AMTCX
 74LVCH32245ABFG
 5962-9221405M2A
 74ALVC16245MTDX

 74FCT3245AQG
 74LCXR162245MTX
 74VCX164245MTDX
 74VHC245MX
 74AVC4TD245BQ,115
 FXL2TD245L10X

 74LVC1T45GM,115
 TC74AC245P(F)
 SNJ54LVTH245AFK
 SNJ54LS245FK
 74LVT245BBT20-13
 74LVC1T45GW.125

 74LVC2T45DC.125
 74LVC1T45GS,132
 SN74ABT646PWR
 74FCT163245CPVG8
 SN74ABT646ADBR
 SN74ALB16245DGGR

 74FCT16245ATPVG8
 74LVCH1T45GS,132
 SN74ALS641ADWR
 74HC245BQ-Q100X
 CD74HCT646M96
 74AVC8T245BQ-Q100J

 74LVC2T45GS,115
 74LVT245BBQ,115
 SN74LS243DR
 CY74FCT245CTQCT
 74HC245BQ-Q100X
 SN74LVCZ16245ADLR

 74FCT245ATQG8
 CY74FCT16245TPVCT
 74AHCT245PW.118
 74LV245DB.118
 74LVC2245APW.112

 74LVC245ADB.112
 SN75138NSR
 SN74LS245DB.118
 74LVC245ADB.112
 SN75138NSR