- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Typical $\mathrm{V}_{\mathrm{OLP}}$ (Output Ground Bounce) $<1 \mathrm{~V}$ at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- $\mathrm{I}_{\text {off }}$ and Power-Up 3-State Support Hot Insertion
- High-Drive Outputs ( $-32-\mathrm{mA} \mathrm{I}_{\mathrm{OH}}, 64-\mathrm{mA} \mathrm{IOL}^{\text {) }}$
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Thin Very Small-Outline (DGV) Packages, Ceramic Chip Carriers (FK), Plastic (N) and Ceramic (J) DIPs, and Ceramic Flat (W) Package


## description

These octal bus transceivers are designed for asynchronous communication between data buses. The devices transmit data from the A bus to the $B$ bus or from the $B$ bus to the $A$ bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to disable the device so the buses are effectively isolated.

When $\mathrm{V}_{\mathrm{CC}}$ is between 0 and 2.1 V , the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above $2.1 \mathrm{~V}, \overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
This device is fully specified for hot-insertion applications using $\mathrm{I}_{\text {off }}$ and power-up 3 -state. The $\mathrm{I}_{\text {off }}$ circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN54ABTH245 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ABTH245 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE

| INPUTS |  | OPERATION |
| :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | DIR |  |
| L | L | B data to A bus |
| L | $H$ | A data to B bus |
| H | X | Isolation |

logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


To Seven Other Channels

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$


Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (except I/O ports) (see Note 1) ......................................... -0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, $\mathrm{V}_{\mathrm{O}} \ldots \ldots . . . \ldots . . .$.
Current into any output in the low state, $\mathrm{I}_{\mathrm{O}}$ : SN54ABTH245 ........................................ 96 mA
SN74ABTH245 ......................................... 128 mA
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$....................................................................... 18 mA

Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 2): DB package ....................................... $70^{\circ} \mathrm{C} / \mathrm{W}$
DGV package ....................................... $92^{\circ} \mathrm{C} / \mathrm{W}$
DW package ........................................ $58^{\circ} \mathrm{C} / \mathrm{W}$
N package ........................................... $69^{\circ} \mathrm{C} / \mathrm{W}$
PW package ........................................ $83^{\circ} \mathrm{C} / \mathrm{W}$

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 3)

|  |  | SN54ABTH245 |  | SN74ABTH245 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5.5 | 4.5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  | 2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  | 0.8 |  | 0.8 | V |
| $\mathrm{V}_{1}$ | Input voltage | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| ${ }^{\text {IOH }}$ | High-level output current |  | -24 |  | -32 | mA |
| l OL | Low-level output current |  | 48 |  | 64 | mA |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 5 |  | 5 | ns/V |
| $\Delta t / \Delta \mathrm{V}_{\mathrm{CC}}$ | Power-up ramp rate |  |  | 200 |  | $\mu \mathrm{s} / \mathrm{V}$ |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 3: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


* On products compliant to MIL-PRF-38535, this parameter does not apply.
** On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
$\ddagger$ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than $V_{C C}$ or GND.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | SN54ABTH245 |  | SN74ABTH245 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| tPLH | A or B | B or A | 1 | 2 | 3.2 | 0.8 | 3.8 | 1 | 3.6 | ns |
| tPHL |  |  | 1 | 2.6 | 3.5 | 0.8 | 4.2 | 1 | 3.9 |  |
| tPZH | $\overline{O E}$ | $A$ or B | 2 | 3.5 | 4.5 | 1.2 | 6.2 | 2 | 5.6 | ns |
| tPZL |  |  | 1.9 | 4 | 5.3 | 1.3 | 7 | 1.9 | 6.2 |  |
| tPHZ | $\overline{O E}$ | A or B | 2.2 | 4.4 | 5.4 | 2.2 | 6.1 | 2.2 | 5.9 | ns |
| tplZ |  |  | 1.5 | 3 | 4 | 1 | 4.9 | 1.5 | 4.5 |  |
| $\mathrm{t}_{\text {sk(0) }}$ |  |  |  |  | 0.5 |  |  |  | 0.5 | ns |

## PARAMETER MEASUREMENT INFORMATION



| TEST | S1 |
| :---: | :---: |
| tPLH/tPHL | Open |
| tPLZ $^{\prime} / \mathrm{tPZL}$ | 7 V |
| tPHZ/tPZH | Open |


VOLTAGE WAVEFORMS PULSE DURATION

VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES

VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

Texas
PACKAGE OPTION ADDENDUM
INSTRUMENTS
www.ti.com
10-Jun-2022

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5962-9762301Q2A | ACTIVE | LCCC | FK | 20 | 1 | Non-RoHS \& Green | SNPB | N/ A for Pkg Type | -55 to 125 | 5962- <br> 9762301Q2A <br> SNJ54ABTH <br> 245FK | Samples |
| 5962-9762301QSA | ACTIVE | CFP | w | 20 | 1 | Non-RoHS \& Green | SNPB | N/ A for Pkg Type | -55 to 125 | $\begin{aligned} & \hline 5962-9762301 Q S \\ & \text { A } \\ & \text { SNJ54ABTH245W } \end{aligned}$ | Samples |
| SN74ABTH245DBR | ACTIVE | SSOP | DB | 20 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABH245 | Samples |
| SN74ABTH245DW | ACTIVE | SOIC | DW | 20 | 25 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABTH245 | Samples |
| SN74ABTH245DWE4 | ACTIVE | SOIC | DW | 20 | 25 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABTH245 | Samples |
| SN74ABTH245DWR | ACTIVE | SOIC | DW | 20 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABTH245 | Samples |
| SN74ABTH245N | ACTIVE | PDIP | N | 20 | 20 | RoHS \& Green | NIPDAU | N/ A for Pkg Type | -40 to 85 | SN74ABTH245N | Samples |
| SN74ABTH245PWR | ACTIVE | TSSOP | PW | 20 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABH245 | Samples |
| SNJ54ABTH245FK | ACTIVE | LCCC | FK | 20 | 1 | Non-RoHS \& Green | SNPB | N/ A for Pkg Type | -55 to 125 | 5962- <br> 9762301Q2A <br> SNJ54ABTH <br> 245FK | Samples |
| SNJ54ABTH245W | ACTIVE | CFP | w | 20 | 1 | Non-RoHS \& Green | SNPB | N/ A for Pkg Type | -55 to 125 | 5962-9762301QS <br> A <br> SNJ54ABTH245W | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free"
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis

OTHER QUALIFIED VERSIONS OF SN54ABTH245, SN74ABTH245 :

- Catalog : SN74ABTH245
- Military : SN54ABTH245

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog produc
- Military - QML certified for Military and Defense Applications


## TAPE AND REEL INFORMATION



TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :--- | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

Reel Width (W1)
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74ABTH245DBR | SSOP | DB | 20 | 2000 | 330.0 | 16.4 | 8.2 | 7.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74ABTH245DWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |
| SN74ABTH245PWR | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.0 | 1.4 | 8.0 | 16.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74ABTH245DBR | SSOP | DB | 20 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74ABTH245DWR | SOIC | DW | 20 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74ABTH245PWR | TSSOP | PW | 20 | 2000 | 356.0 | 356.0 | 35.0 |

## TUBE



- B - Alignment groove width
*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T ( $\boldsymbol{\mu m}$ ) | B (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5962-9762301Q2A | FK | LCCC | 20 | 1 | 506.98 | 12.06 | 2030 | NA |
| 5962-9762301QSA | W | CFP | 20 | 1 | 506.98 | 26.16 | 6220 | NA |
| SN74ABTH245DW | DW | SOIC | 20 | 25 | 507 | 12.83 | 5080 | 6.6 |
| SN74ABTH245DWE4 | DW | SOIC | 20 | 25 | 507 | 12.83 | 5080 | 6.6 |
| SN74ABTH245N | N | PDIP | 20 | 20 | 506 | 13.97 | 11230 | 4.32 |
| SNJ54ABTH245FK | FK | LCCC | 20 | 1 | 506.98 | 12.06 | 2030 | NA |
| SNJ54ABTH245W | W | CFP | 20 | 1 | 506.98 | 26.16 | 6220 | NA |

W (R-GDFP-F20)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only.
E. Falls within Mil-Std 1835 GDFP2-F20

PACKAGE OUTLINE
TSSOP - 1.2 mm max height


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.


NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL SCALE: 10X

NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

| $P W$ (R-PDSO-G20) | PLASTIC SMALL OUTLINE |
| :---: | :---: |
| Example Board Layout | Based on a stencil thickness of .127 mm (.005inch). |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate design.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-150.


NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL SCALE: 10X

NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

N (R-PDIP-T**)
PLASTIC DUAL-IN-LINE PACKAGE
16 PINS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C) Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D The 20 pin end lead shoulder width is a vendor option, either half or full width.


NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side
5. Reference JEDEC registration MS-013.


NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

SCALE:6X

NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Bus Transceivers category:
Click to view products by Texas Instruments manufacturer:

Other Similar products are found below :
74LS645N 5962-8968201LA AMIS-49200-XTP GTL2014PWZ SN74LXC1T45QDRYRQ1 74LVC8T245BQ-Q100J
MC74LCX245MNTWG TC7WPB8306L8X,LF(S MM74HC245AMTCX 74LVCH32245ABFG 5962-9221405M2A 74ALVC16245MTDX
74FCT3245AQG 74LCXR162245MTX 74VCX164245MTDX 74VHC245MX 74AVC4TD245BQ,115 FXL2TD245L10X
74LVC1T45GM, 115 TC74AC245P(F) SNJ54LVTH245AFK SNJ54LS245FK 74LVT245BBT20-13 74LVC1T45GW. 125
74LVC2T45DC. 125 74LVC1T45GS,132 SN74ABT646PWR 74FCT163245CPVG8 SN74ABT646ADBR SN74ALB16245DGGR 74FCT16245ATPVG8 74LVCH1T45GS,132 SN74ALS641ADWR 74HC245BQ-Q100X CD74HCT646M96 74AVC8T245BQ-Q100J 74LVC2T45GS,115 74LVT245BBQ,115 SN74LS243DR CY74FCT245CTQCT 74HCT245BQ-Q100X SN74LVCZ16245ADLR 74FCT245ATQG8 CY74FCT16245TPVCT 74AHCT245PW. 118 74LV245DB. 118 74LVC8T245PW.118 74LVC2245APW. 112 74LVC245ADB. 112 SN75138NSR

