SCLS366G - MAY 1997 - REVISED APRIL 2002

- Inputs Are TTL-Voltage Compatible
- **Operation From Very Slow Input** Transitions
- **Temperature-Compensated Threshold** Levels
- **High Noise Immunity**
- Same Pinouts as 'AHCT00
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description

'AHCT132 The devices quadruple are positive-NAND gates.

These devices perform the Boolean function $Y = \overline{A \bullet B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.


Each circuit functions as a NAND gate, but because of the Schmitt action, it has different input threshold levels for positive- and negative-going signals.

These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean jitter-free output signals.

SN54AHCT132 J OR W PACKAGE
SN74AHCT132D, DB, DGV, N, NS, OR PW PACKAGE
(TOP VIEW)

	(10		_ • • •)	
1A [1B [1Y [2A [2B [2Y [GND]	3 4 5 6	σ	12 11] V _{CC}] 4B] 4A] 4Y] 3B] 3A] 3Y

SN54AHCT132 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING								
	PDIP – N	Tube	SN74AHCT132N	SN74AHCT132N								
–40°C to 85°C	SOIC - D	Tube	SN74AHCT132D	AHCT132								
	3010 - 0	Tape and reel	SN74AHCT132DR	Anoritz								
	SOP – NS	Tape and reel	SN74AHCT132NSR	AHCT132								
	SSOP – DB	Tape and reel	SN74AHCT132DBR	HB132								
	TSSOP – PW	Tape and reel	SN74AHCT132PWR	HB132								
	TVSOP – DGV	Tape and reel	SN74AHCT132DGVR	HB132								
	CDIP – J	Tube	SNJ54AHCT132J	SNJ54AHCT132J								
–55°C to 125°C	CFP – W	Tube	SNJ54AHCT132W	SNJ54AHCT132W								
	LCCC – FK	Tube	SNJ54AHCT132FK	SNJ54AHCT132FK								

ORDERING INFORMATION

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty, Production processing does not necessarily include testing of all narameters




1

SCLS366G - MAY 1997 - REVISED APRIL 2002

FUNCTION TABLE (each gate)										
INP	UTS	OUTPUT								
Α	В	Y								
Н	Н	L								
L	Х	н								
Х	L	н								

logic diagram, each gate (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		–0.5 V to 7 V
Output voltage range, V _O (see Note 1)		$\dots -0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, IIK (VI < 0)		
Output clamp current, I_{OK} (V _O < 0 or V _O > V _O		
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$		
Continuous current through V _{CC} or GND		
Package thermal impedance, 0,1A (see Note 2		
	DB package	
	DGV package	127°C/W
	N package	
	NS package	
	PW package	113°C/W
Storage temperature range, T _{stg}		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS366G - MAY 1997 - REVISED APRIL 2002

recommended operating conditions (see Note 3)

		SN54AH	CT132	SN74AH	UNIT	
		MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
VI	Input voltage	0	5.5	0	5.5	V
VO	Output voltage	0	Vcc	0	VCC	V
ЮН	High-level output current	20	-8		-8	mA
IOL	Low-level output current	00	8		8	mA
TA	Operating free-air temperature	2 -55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vee	Т	ן = 25°C	;	SN54AH	CT132	SN74AH	CT132	UNIT	
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
V _{T+}		4.5 V	0.9		1.9	0.9	1.9	0.9	1.9	V	
Positive-going input threshold voltage		5.5 V	1		2.1	1	2.1	1	2.1	V	
V _{T-}		4.5 V	0.5		1.5	0.5	1.5	0.5	1.5	V	
Negative-going input threshold voltage		5.5 V	0.6		1.7	0.6	1.7	0.6	1.7	v	
ΔVT		4.5 V	0.3		1.4	0.3	41.4	0.3	1.4	V	
Hysteresis (V _{T+} – V _{T–})		5.5 V	0.3		1.5	0.3	0.3 1.5 0.3		1.5	v	
Vou	IOH = -50 μA	4.5 V	4.4	4.5		4.4	*	4.4	V		
VOH	I _{OH} = –8 mA	4.5 V	3.94			3.8		3.8		v	
Ve	I _{OL} = 50 μA	4.5 V			0.1	40	0.1		0.1	V	
VOL	I _{OL} = 8 mA	4.5 V			0.36	Q	0.5		0.44	v	
lj	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1*		±1	μA	
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2		20		20	μA	
∆ICC [†]	One input at 3.4 V, Other inputs at V_{CC} or GND	5.5 V			1.35		1.5		1.5	mA	
Ci	V _I = V _{CC} or GND	5 V		2	10				10	pF	

* On products compliant to MIL-PRF-38535, this parameter is not production tested at V_{CC} = 0 V.

[†] This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V_{CC}.



SCLS366G - MAY 1997 - REVISED APRIL 2002

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER FROM TO		то	LOAD	LOAD T _A = 25°C			SN54AH	CT132	SN74AH	UNIT							
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX							
^t PLH	A or B	×	C _I = 15 pF		5.5*	8*	1*	9*	1	9	-						
^t PHL	AUB	T			4.5*	6*	1*	7*	1	7	ns						
^t PLH	A or B	X	0. 50 pF		6.5	9	~ 1	10	1	10							
^t PHL	AULP	ř	C _L = 50 pF	CL = 50 pF	CL = 50 PF	CL = 50 pF	CL = 50 pF	CL = 50 pF	CL = 50 pF		5.5	7	Q 1	8	1	8	ns

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see Note 4)

	PARAMETER	SN7	UNIT		
		MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.5	0.8	V
VOL(V)	Quiet output, minimum dynamic V _{OL}		-0.28	-0.8	V
VOH(V)	Quiet output, minimum dynamic V _{OH}		5		V
VIH(D)	High-level dynamic input voltage	2			V
V _{IL(D)}	Low-level dynamic input voltage			0.8	V


NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, V_{CC} = 5 V, T_A = 25° C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	No load, f = 1 MHz	15	pF



SCLS366G - MAY 1997 - REVISED APRIL 2002



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHCT132D	ACTIVE	SOIC	D	14	50	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT132	Samples
SN74AHCT132DBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB132	Samples
SN74AHCT132DGVR	ACTIVE	TVSOP	DGV	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB132	Samples
SN74AHCT132DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT132	Samples
SN74AHCT132DRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT132	Samples
SN74AHCT132N	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74AHCT132N	Samples
SN74AHCT132NSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT132	Samples
SN74AHCT132PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB132	Samples
SN74AHCT132PWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB132	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas


STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




All dimensions are nominal Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT132DBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74AHCT132DGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74AHCT132DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74AHCT132NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74AHCT132PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

9-Aug-2022



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT132DBR	SSOP	DB	14	2000	356.0	356.0	35.0
SN74AHCT132DGVR	TVSOP	DGV	14	2000	356.0	356.0	35.0
SN74AHCT132DR	SOIC	D	14	2500	356.0	356.0	35.0
SN74AHCT132NSR	SO	NS	14	2000	356.0	356.0	35.0
SN74AHCT132PWR	TSSOP	PW	14	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74AHCT132D	D	SOIC	14	50	506.6	8	3940	4.32
SN74AHCT132N	N	PDIP	14	25	506	13.97	11230	4.32

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Logic Gates category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below :

NL17SG32DFT2G CD4068BE NL17SG86DFT2G NLX1G11AMUTCG NLX1G97MUTCG 74LS38 74LVC1G08Z-7 CD4025BE NLV17SZ00DFT2G NLV17SZ126DFT2G NLV27WZ17DFT2G NLV74HC02ADR2G 74HC32S14-13 74LS133 74LVC1G32Z-7 74LVC1G86Z-7 NLV74HC14ADR2G NLV74HC20ADR2G NLVVHC1G09DFT1G NLX2G86MUTCG 74LVC2G32RA3-7 74LVC2G00HD4-7 NL17SG02P5T5G 74LVC2G86HK3-7 NLVVHC1G14DFT2G NLX1G99DMUTWG NLVVHC1G00DFT2G NLV7SZ57DFT2G NLV74VHC04DTR2G NLV27WZ00USG NLU1G86CMUTCG NLU1G08CMUTCG NL17SZ32P5T5G NL17SZ00P5T5G NL17SH02P5T5G 74AUP2G00RA3-7 NLVVHC1GT00DFT2G NLV74HC02ADTR2G NLX1G332CMUTCG NLVHCT132ADTR2G NL17SG86P5T5G NL17SZ05P5T5G NLV74VHC00DTR2G NLVVHC1G02DFT1G NLV74HC86ADR2G 74LVC2G86RA3-7 NL17SZ38DBVT1G NLV18SZ00DFT2G NLVVHC1G07DFT1G NLVVHC1G02DFT2G