











SN74ALVC164245

SCAS416Q-MARCH 1994-REVISED SEPTEMBER 2016

# SN74ALVC164245 16-Bit 2.5-V to 3.3-V or 3.3-V to 5-V Level-Shifting Transceiver With 3-**State Outputs**

#### **Features**

- Member of the Texas Instruments Widebus™
- Maximum t<sub>pd</sub> of 5.8 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- Control Inputs VIH/VIL Levels Are Referenced to V<sub>CCA</sub> Voltage
- Latch-Up Performance Exceeds 250 mA Per JESD 17

### **Applications**

- Electronic Points of Sale
- Printers and Other Peripherals
- Motor Drives
- Wireless and Telecom Infrastructures
- Wearable Health and Fitness Devices

### 3 Description

This 16-bit (dual-octal) noninverting bus transceiver contains two separate supply rails. B port has V<sub>CCB</sub>, which is set to operate at 3.3 V and 5 V. A port has V<sub>CCA</sub>, which is set to operate at 2.5 V and 3.3 V. This allows for translation from a 2.5-V to a 3.3-V environment, and vice versa, or from a 3.3-V to a 5-V environment, and vice versa.

The SN74ALVC164245 is designed for asynchronous communication between data buses. The control circuitry (1DIR, 2DIR, 1OE, and 2OE) is powered by  $V_{CCA}$ .

To ensure the high-impedance state during power up or power down, the output-enable (OE) input should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the currentsinking capability of the driver.


The logic levels of the direction-control (DIR) input and the output-enable (OE) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess I<sub>CC</sub> and I<sub>CC7</sub>.


#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	TSSOP (48)	12.50 mm × 6.10 mm
SN74ALVC164245	SSOP (48)	15.88 mm × 7.49 mm
	BGA MICROSTAR JUNIOR (56)	7.00 mm × 4.50 mm
	BGA MICROSTAR JUNIOR (54)	8.00 mm × 5.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Logic Diagram (Positive Logic)







# **Table of Contents**

Features 1		V	15
Applications 1	8	Detailed Description	. 16
Description 1		8.1 Overview	16
•		8.2 Functional Block Diagram	16
-		8.3 Feature Description	16
_		8.4 Device Functional Modes	16
	9	Application and Implementation	17
		9.1 Application Information	17
		9.2 Typical Application	17
V	10		
6.4 Recommended Operating Conditions: V <sub>CCA</sub> at 2.5 V	11		
8		11.1 Layout Guidelines	19
6.5 Thermal Information 8		11.2 Layout Example	19
6.6 Electrical Characteristics: V <sub>CCA</sub> = 2.7 V to 3.6 V 9	12	Device and Documentation Support	20
6.7 Electrical Characteristics: V <sub>CCA</sub> = 2.3 V to 2.7 V 10			
6.8 Switching Characteristics		12.2 Receiving Notification of Documentation Update	s 20
6.9 Operating Characteristics 10		12.3 Community Resource	20
6.10 Typical Characteristics		12.4 Trademarks	20
Parameter Measurement Information 12		12.5 Electrostatic Discharge Caution	20
7.1 $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ to $V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$ 12			
7.2 $V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$ to $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ 13	13		
7.3 $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ to $V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$			. 20
7.4 $V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$ to $V_{CCA} = 2.7 \text{ V}$ and 3.3 V $\pm 0.3$			
	Applications       1         Description       1         Revision History       2         Pin Configuration and Functions       3         Specifications       7         6.1 Absolute Maximum Ratings       7         6.2 ESD Ratings       7         6.3 Recommended Operating Conditions: $V_{CCB}$ at 3.3       7         6.4 Recommended Operating Conditions: $V_{CCA}$ at 2.5 V       8         6.5 Thermal Information       8         6.6 Electrical Characteristics: $V_{CCA} = 2.7 \text{ V to } 3.6 \text{ V}$ 9         6.7 Electrical Characteristics: $V_{CCA} = 2.3 \text{ V to } 2.7 \text{ V}$ 10         6.8 Switching Characteristics: $V_{CCA} = 2.3 \text{ V to } 2.7 \text{ V}$ 10         6.9 Operating Characteristics       10         6.10 Typical Characteristics       10         6.10 Typical Characteristics       11         Parameter Measurement Information       12         7.1 $V_{CCA} = 2.5 \text{ V \times } 0.3  V $	Applications       1       8         Description       1       Revision History       2         Pin Configuration and Functions       3       3         Specifications       7       6.1       Absolute Maximum Ratings       7       6.2       ESD Ratings       7       6.3       Recommended Operating Conditions: $V_{CCB}$ at 3.3       7       10       6.4       Recommended Operating Conditions: $V_{CCA}$ at 2.5 V       11       11         6.5       Thermal Information       8       6.6       Electrical Characteristics: $V_{CCA} = 2.7 \text{ V to } 3.6 \text{ V}$ 9       12         6.7       Electrical Characteristics: $V_{CCA} = 2.7 \text{ V to } 3.6 \text{ V}$ 9       12         6.7       Electrical Characteristics: $V_{CCA} = 2.7 \text{ V to } 3.6 \text{ V}$ 9       12         6.7       Electrical Characteristics: $V_{CCA} = 2.3 \text{ V to } 2.7 \text{ V}$ 10       6.8       Switching Characteristics: $V_{CCA} = 2.3 \text{ V to } 2.7 \text{ V}$ 10         6.9       Operating Characteristics       10       6.10       Typical Characteristics       11         Parameter Measurement Information       12         7.1 $V_{CCA} = 2.5 \text{ V \to } 0.2 \text{ V to } V_{CCB} = 3.3 \text{ V \to } 0.3 \text{ V to } 0.2 \text{ V to } $	Applications         1         8         Detailed Description           Description         1         8.1         Overview           Revision History         2         8.2         Functional Block Diagram           Pin Configuration and Functions         3         8.2         Functional Block Diagram           Specifications         7         4         Device Functional Modes           9         4         Device Functional Modes           9         4         Device Functional Modes           9         4         Power Exupply Recommendation           9.1         Application Information           10         Power Supply Recommendations           11         Layout           11         Layout Example           12         Device and Documentation Support           12.1         Documentation Support           12.2         Receiving Notification of Documentation Update           12.3         Community Resource           12.4         Tradema

# 4 Revision History

### Changes from Revision P (November 2005) to Revision Q


**Page** 

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and	
	Mechanical, Packaging, and Orderable Information section	1
•	Deleted Ordering Information table; see POA at the end of the data sheet	1
•	Changed values in the <i>Thermal Information</i> table to align with JEDEC standards	8



# 5 Pin Configuration and Functions

**DGG** and **DL** Packages 48-Pin TSSOP and BGA MICROSTAR JUINIOR **Top View** 



### **Pin Functions**

	PIN	I/O	DESCRIPTION		
NO.	NAME	1/0	DESCRIPTION		
1	1DIR	_	Direction Pin 1		
2	1B1	I/O	1B1 input or output		
3	1B2	I/O	1B2 input or output		
4	GND	_	Ground pin		
5	1B3	I/O	1B3 input or output		
6	1B4	I/O	1B4 input or output		
7	V <sub>CCB</sub> (3.3 V, 5 V)	_	Power pin		
8	1B5	I/O	1B5 input or output		
9	1B6	I/O	1B6 input or output		
10	GND	_	Ground pin		
11	1B7	I/O	1B7 input or output		
12	1B8	I/O	1B8 input or output		
13	2B1	I/O	2B1 input or output		
14	2B2	I/O	2B2 input or output		
15	GND	_	Ground pin		
16	2B3	I/O	2B3 input or output		

Copyright © 1994-2016, Texas Instruments Incorporated



# Pin Functions (continued)

PIN				
NAME		DESCRIPTION		
2B4	I/O	2B4 input or output		
V <sub>CCB</sub> (3.3 V, 5 V)	_	Power pin		
2B5	I/O	2B5 input or output		
2B6	I/O	2B6 input or output		
GND	_	Ground pin		
2B7	I/O	2B7 input or output		
2B8	I/O	2B8 input or output		
2DIR	_	Direction pin 2		
2 <del>OE</del>	1	Output Enable 2		
2A8	I/O	2A8 input or output		
2A7	I/O	2A7 input or output		
GND	_	Ground pin		
2A6	I/O	2A6 input or output		
2A5	I/O	2A5 input or output		
V <sub>CCA</sub> (2.5 V, 3.3 V)	_	Power pin		
2A4	I/O	2A4 input or output		
2A3	I/O	2A3 input or output		
GND	_	Ground pin		
2A2	I/O	2A2 input or output		
2A1	I/O	2A1 input or output		
1A8	I/O	1A8 input or output		
1A7	I/O	1A7 input or output		
GND	_	Ground pin		
1A6	I/O	1A6 input or output		
1A5	I/O	1A5 input or output		
V <sub>CCA</sub> (2.5 V, 3.3 V)	_	Power pin		
1A4	I/O	1A4 input or output		
1A3	I/O	1A3 input or output		
GND	_	Ground pin		
1A2	I/O	1A2 input or output		
1A1	I/O	1A1 input or output		
1 <del>OE</del>	I.	Output Enable 1		
	NAME  2B4  V <sub>CCB</sub> (3.3 V, 5 V)  2B5  2B6  GND  2B7  2B8  2DIR  2OE  2A8  2A7  GND  2A6  2A5  V <sub>CCA</sub> (2.5 V, 3.3 V)  2A2  2A1  1A8  1A7  GND  1A6  1A5  V <sub>CCA</sub> (2.5 V, 3.3 V)  1A4  1A3  GND	NAME   1/0   2B4   1/0     1/0		

Submit Documentation Feedback

Copyright © 1994–2016, Texas Instruments Incorporated






Table 1. Pin Assignments<sup>(1)</sup> (56-Ball GQL or ZQL Package)

	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1 <del>OE</del>
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	V <sub>CCB</sub>	$V_{CCA}$	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
E	1B8	1B7	_	_	1A7	1A8
F	2B1	2B2	_		2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
Н	2B5	2B6	V <sub>CCB</sub>	$V_{CCA}$	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
K	2DIR	NC	NC	NC	NC	2 <del>OE</del>

<sup>(1)</sup> NC - No internal connection

Copyright © 1994–2016, Texas Instruments Incorporated

Product Folder Links: SN74ALVC164245






Table 2. Pin Assignments<sup>(1)</sup> (54-Ball GRD or ZRD Package)

	1	2	3	4	5	6
Α	1B1	NC	1DIR	1 <del>OE</del>	NC	1A1
В	1B3	1B2	NC	NC	1A2	1A3
С	1B5	1B4	V <sub>CCB</sub>	V <sub>CCA</sub>	1A4	1A5
D	1B7	1B6	GND	GND	1A6	1A7
E	2B1	1B8	GND	GND	1A8	2A1
F	2B3	2B2	GND	GND	2A2	2A3
G	2B5	2B4	V <sub>CCB</sub>	$V_{CCA}$	2A4	2A5
Н	2B7	2B6	NC	NC	2A6	2A7
J	2B8	NC	2DIR	2 <del>OE</del>	NC	2A8

(1) NC - No internal connection



### 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range for V<sub>CCB</sub> at 5 V and V<sub>CCA</sub> at 3.3 V (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V	Cupply voltage	V <sub>CCA</sub>	-0.5	4.6	V
V <sub>CC</sub>	Supply voltage	V <sub>CCB</sub>	-0.5	6	V
	Input voltage	Except I/O ports (2)	-0.5	6	
$V_{I}$		I/O port A <sup>(3)</sup>	-0.5	V <sub>CCA</sub> + 0.5	V
		I/O port B <sup>(2)</sup>	-0.5	V <sub>CCB</sub> + 0.5	
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
lok	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V <sub>CC</sub>	or GND		±100	mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions: V<sub>CCB</sub> at 3.3 V

for  $V_{\text{CCB}}$  at 3.3 V and 5  $V^{(1)}$ 

				MIN	MAX	UNIT
$V_{CCB}$	Supply voltage			3	5.5	V
V <sub>IH</sub>	High-level input voltage			2		V
	Low-level input voltage	V <sub>CCB</sub> = 3 V to 3.6 V			0.7	٧
		V <sub>CCB</sub> = 4.5 V to 5.5 V			0.8	
$V_{IB}$	Input voltage		0	$V_{CCB}$	V	
$V_{OB}$	Output voltage			0	$V_{CCB}$	V
I <sub>OH</sub>	High-level output current				-24	mA
I <sub>OL</sub>	Low-level output current				24	mA
Δt/Δν	Input transition rise or fall rate	e			10	ns/V
T <sub>A</sub>	Operating free-air temperatu	re	·	-40	85	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. see the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

Product Folder Links: SN74ALVC164245

<sup>2)</sup> This value is limited to 6 V maximum.

<sup>(3)</sup> This value is limited to 4.6 V maximum.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.4 Recommended Operating Conditions: V<sub>CCA</sub> at 2.5 V

for  $V_{\text{CCA}}$  at 2.5 V and 3.3  $V^{(1)}$ 

			MIN	MAX	UNIT
V <sub>CCA</sub>	Supply voltage		2.3	3.6	V
\/	High lavel court values	$V_{CCA} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
$V_{IH}$	High-level input voltage	V <sub>CCA</sub> = 3 V to 3.6 V	2		V
.,	Law lavel in the state of	V <sub>CCA</sub> = 2.3 V to 2.7 V		0.7	.,,
V <sub>IL</sub>	Low-level input voltage	V <sub>CCA</sub> = 3 V to 3.6 V		0.8	V
V <sub>IA</sub>	Input voltage		0	$V_{CCA}$	V
V <sub>OA</sub>	Output voltage		0	$V_{CCA}$	V
	High-level output current	V <sub>CCA</sub> = 2.3 V		-18	A
I <sub>OH</sub>		V <sub>CCA</sub> = 3 V		-24	mA
	Law law law taw taw and	V <sub>CCA</sub> = 2.3 V		18	mA
I <sub>OL</sub>	Low-level output current	V <sub>CCA</sub> = 3 V		24	
Δt/Δν	Input transition rise or fall rate			10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See the TI application report, Implications of Slow or Floating CMOS Inputs, (SCBA004).

### 6.5 Thermal Information

				SN74ALVC164245		
THERMAL METRIC <sup>(1)</sup>		DGG (TSSOP)	DL (SSOP)	ZQL (BGA MICROSTAR JUNIOR)	ZRD (BGA MICROSTAR JUNIOR)	UNIT
		48 PINS	48 PINS	56 PINS	54 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	60.7	63.6	54.5	50.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	14.3	30.1	19.1	17.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	27.7	36.2	21.7	20.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.5	8.1	0.5	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	27.6	35.6	21.7	19.9	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Submit Documentation Feedback

Copyright © 1994–2016, Texas Instruments Incorporated



# 6.6 Electrical Characteristics: $V_{CCA} = 2.7 \text{ V}$ to 3.6 V

over recommended operating free-air temperature range for  $V_{CCA}$  = 2.7 V to 3.6 V and  $V_{CCB}$  = 4.5 V to 5.5 V (unless otherwise noted)

PAR	AMETER	TEST CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT		
		Ι <sub>ΟΗ</sub> = -100 μΑ	2.7 V to 3.6 V		V <sub>CC</sub> - 0.2					
	B to A	10.50	2.7 V		2.2					
		$I_{OH} = -12 \text{ mA}$	3 V		2.4					
$V_{OH}$		$I_{OH} = -24 \text{ mA}$	3 V		2			V		
		L - 100 uA		4.5 V	4.3					
	A to D	$I_{OH} = -100 \mu A$		5.5 V	5.3					
	A to B	24 4		4.5 V	3.7					
		$I_{OH} = -24 \text{ mA}$		5.5 V	4.7					
		I <sub>OL</sub> = 100 μA	2.7 V to 3.6 V				0.2	0.2		
	B to A	I <sub>OL</sub> = 12 mA	2.7 V				0.4			
$V_{OL}$		I <sub>OL</sub> = 24 mA	3 V				0.55	V		
	A 4 - D	I <sub>OL</sub> = 100 μA		4.5 V to 5.5 V			0.2			
	A to B	I <sub>OL</sub> = 24 mA		4.5 V to 5.5 V			0.55			
I <sub>I</sub>	Control inputs	$V_I = V_{CCA}/V_{CCB}$ or GND	3.6 V	5.5 V			±5	μΑ		
$I_{OZ}^{(2)}$	A or B port	$V_O = V_{CCA}/V_{CCB}$ or GND	3.6 V	5.5 V			±10	μΑ		
I <sub>CC</sub>		$V_I = V_{CCA}/V_{CCB}$ or GND, $I_O = 0$	3.6 V	5.5 V			40	μΑ		
ΔI <sub>CC</sub> <sup>(3)</sup>		One input at V <sub>CCA</sub> /V <sub>CCB</sub> – 0.6 V, Other inputs at V <sub>CCA</sub> /V <sub>CCB</sub> or GND	3 V to 3.6 V	4.5 V to 5.5 V			750	μΑ		
C <sub>i</sub>	Control inputs	$V_{I} = V_{CCA}/V_{CCB}$ or GND	3.3 V	5 V		6.5		pF		
C <sub>io</sub>	A or B port	$V_O = V_{CCA}/V_{CCB}$ or GND	3.3 V	3.3 V		8.5		pF		

Typical values are measured at  $V_{CCA} = 3.3 \text{ V}$  and  $V_{CCB} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current. This is the supply current increase for each input that is at one of the specified TTL voltage levels, rather than at 0 or the associated  $V_{\text{CC}}.$ 



# 6.7 Electrical Characteristics: $V_{CCA} = 2.3 \text{ V}$ to 2.7 V

over recommended operating free-air temperature range for  $V_{CCA} = 2.3 \text{ V}$  to 2.7 V and  $V_{CCB} = 3 \text{ V}$  to 3.6 V (unless otherwise noted)

PAF	RAMETER	TEST CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	MAX	UNIT
		$I_{OH} = -100 \mu A$	2.3 V to 2.7 V	3 V to 3.6 V	V <sub>CCA</sub> - 0.2		
	B to A	$I_{OH} = -8 \text{ mA}$	2.3 V	3 V to 3.6 V	1.7		
$V_{OH}$		$I_{OH} = -12 \text{ mA}$	2.7 V	3 V to 3.6 V	1.8		V
	A to B	$I_{OH} = -100 \mu A$	2.3 V to 2.7 V	3 V to 3.6 V	V <sub>CCB</sub> - 0.2		
	A 10 B	$I_{OH} = -18 \text{ mA}$	2.3 V to 2.7 V	3 V	2.2		
	B to A	I <sub>OL</sub> = 100 μA	2.3 V to 2.7 V	3 V to 3.6 V		0.2	
\/	D IO A	I <sub>OL</sub> = 12 mA	2.3 V	3 V to 3.6 V		0.6	V
V <sub>OL</sub>	A 4 - D	I <sub>OL</sub> = 100 μA	2.3 V to 2.7 V	3 V to 3.6 V		0.2	V
	A to B	I <sub>OL</sub> = 18 mA	2.3 V	3 V		0.55	
II	Control inputs	V <sub>I</sub> = V <sub>CCA</sub> /V <sub>CCB</sub> or GND	2.3 V to 2.7 V	3 V to 3.6 V		±5	μΑ
$I_{OZ}^{(1)}$	A or B port	$V_O = V_{CCA}/V_{CCB}$ or GND	2.3 V to 2.7 V	3 V to 3.6 V		±10	μΑ
I <sub>CC</sub>		$V_I = V_{CCA}/V_{CCB}$ or GND, $I_O = 0$	2.3 V to 2.7 V	3 V to 3.6 V		20	μΑ
ΔI <sub>CC</sub> <sup>(2)</sup>		One input at V <sub>CCA</sub> /V <sub>CCB</sub> - 0.6 V, Other inputs at V <sub>CCA</sub> /V <sub>CCB</sub> or GND	2.3 V to 2.7 V	3 V to 3.6 V		750	μΑ

<sup>(1)</sup> For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current.

### 6.8 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2 through Figure 5)

PARAMETER			V <sub>CCB</sub> = 3.3 V ± 0.3 V	V <sub>CCB</sub> = 5		
	FROM (INPUT)	TO (OUTPUT)	V <sub>CCA</sub> = 2.5 V ± 0.2 V	V <sub>CCA</sub> = 2.7 V	V <sub>CCA</sub> = 3.3 V ± 0.3 V	UNIT
			MIN MAX	MIN MAX	MIN MAX	
	Α	В	7.6	5.9	1 5.8	
t <sub>pd</sub>	В	A	7.6	6.7	1.2 5.8	ns
t <sub>en</sub>	ŌĒ	В	11.5	9.3	1 8.9	ns
t <sub>dis</sub>	ŌĒ	В	10.5	9.2	2.1 9.5	ns
t <sub>en</sub>	ŌĒ	A	12.3	10.2	2 9.1	ns
t <sub>dis</sub>	ŌĒ	A	9.3	9	2.9 8.6	ns

### 6.9 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>CCB</sub> = 3.3 V V <sub>CCA</sub> = 2.5 V TYP	V <sub>CCB</sub> = 5 V V <sub>CCA</sub> = 3.3 V TYP	UNIT	
		Outputs enabled (B)	C 50 pF f 40 MHz	55	56	-
_	Dower discinction conscitones	Outputs disabled (B)	$C_L = 50 \text{ pF}, f = 10 \text{ MHz}$	27	6	
C <sub>pd</sub>		Outputs enabled (A)	C 50 = 5 40 MH=	118	56	pF
		Outputs disabled (A)	$C_L = 50 \text{ pF, f} = 10 \text{ MHz}$	58	6	

Product Folder Links: SN74ALVC164245

<sup>(2)</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than at 0 or the associated Vcc.



# 6.10 Typical Characteristics





Figure 1.  $V_{\rm OH}$  vs  $I_{\rm OH}$ 




### 7 Parameter Measurement Information

### 7.1 $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ to $V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$



TEST	S1
t <sub>pd</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>CCB</sub> = 6 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq$ 10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f\leq$ 2 ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
  - F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 2. Load Circuit and Voltage Waveforms

2.7 V

 $V_{\text{CCA}}$ 


VOLA

V<sub>OL</sub> + 0.15 V

1.5 V




### 7.2 $V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$ to $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$



TEST	S1
t <sub>pd</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	2 × V <sub>CCA</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

1.5 V

V<sub>CCA</sub>/2



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

Output

Control

- C. All input pulses are supplied by generators having the following characteristics: PRR $\leq$ 10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r \leq$ 2 ns,  $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .


Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

Product Folder Links: SN74ALVC164245



### 7.3 $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ to $V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR $\leq$  10 MHz,  $Z_0$  = 50  $\Omega$ ,  $t_r \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 4. Load Circuit and Voltage Waveforms



### 7.4 $V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$ to $V_{CCA} = 2.7 \text{ V}$ and 3.3 V $\pm 0.3 \text{ V}$



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR $\leq$  10 MHz,  $Z_{O}$  = 50  $\Omega$ ,  $t_{r} \leq$  2.5 ns,  $t_{f} \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

Figure 5. Load Circuit and Voltage Waveforms



### 8 Detailed Description

#### 8.1 Overview

The SN74ALVC16245 device is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the device so that the buses are effectively isolated. To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V and 5-V system environment.

### 8.2 Functional Block Diagram




Figure 6. Logic Diagram (Positive Logic)

### 8.3 Feature Description

The SN74ALVC164245 can output 24 mA drive at 3.3V  $V_{CC}$ . This device allows down voltage translations and accepts input voltages to  $V_{CC}$  + 0.5V. This device is useful for high-speed applications because of the low  $t_{pd}$ .

#### 8.4 Device Functional Modes

Table 3 lists the functions of the device.

Table 3. Function Table<sup>(1)</sup> (Each 8-Bit Section)

CONTROL	LINPUTS	OUTPUT C	IRCUITS	OPERATION		
ŌĒ	DIR	A PORT B PORT		OI LIXATION		
L	L	Enabled	Hi-Z	B data to A bus		
L	Н	Hi-Z	Enabled	A data to B bus		
Н	X	Hi-Z	Hi-Z	Isolation		

(1) Input circuits of the data I/Os always are active.



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The SN74ALVC16245 device is a 16-bit bidirectional transceiver. This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the device so that the buses are effectively isolated. This allows it to be used in multi-power systems and for down translation as well.

### 9.2 Typical Application




Figure 7. Typical Application Schematic

#### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive also creates fast edges into light loads; therefore, routing and load conditions must be considered to prevent ringing.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - Rise time and fall time specs: See (Δt/ΔV) in Recommended Operating Conditions: V<sub>CCB</sub> at 3.3 V.
  - Specified high and low levels: See (V<sub>IH</sub> and V<sub>II</sub>) in Recommended Operating Conditions: V<sub>CCB</sub> at 3.3 V.
- 2. Recommend Output Conditions
  - Load currents should not exceed 50 mA per output and 100 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.



# **Typical Application (continued)**

# 9.2.3 Application Curve




Figure 8.  $V_{\rm OH}$  vs  $I_{\rm OH}$ 



### 10 Power Supply Recommendations

TI level-translation devices offer an opportunity for successful mixed-voltage signal design. A proper power-up sequence must always be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies caused by improperly biased device pins. Take these precautions to guard against such power-up problems:

- 1. Connect ground before any supply voltage is applied.
- 2. Power up the control side of the device (V<sub>CCA</sub> for all four of these devices).
- 3. Tie  $\overline{OE}$  to  $V_{CCA}$  with a pullup resistor so that it ramps with  $V_{CCA}$ .
- 4. Depending on the direction of the data path, DIR can be high or low. If DIR high is needed (A data to B bus), ramp it with V<sub>CCA</sub>. Otherwise, keep DIR low.

For more information, see the TI application report, Texas Instruments Voltage-Level-Translation Devices (SCEA021).

### Layout

### 11.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in the Figure 9 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V<sub>CC</sub>, whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

### 11.2 Layout Example




Figure 9. Layout Diagram

Product Folder Links: SN74ALVC164245



### 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments Voltage-Level-Translation Devices (SCEA021)
- Implications of Slow or Floating CMOS Inputs (SCBA004)

### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.3 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

Widebus, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

### 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.6 Glossary

SLYZ022 — TI Glossarv.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





15-Jan-2021

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74ALVC164245DGGRE4	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC164245	Samples
74ALVC164245DGGRG4	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC164245	Samples
74ALVC164245DGGTE4	ACTIVE	TSSOP	DGG	48	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC164245	Samples
74ALVC164245DGGTG4	ACTIVE	TSSOP	DGG	48	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC164245	Samples
74ALVC164245DLG4	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC164245	Samples
74ALVC164245DLRG4	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC164245	Samples
SN74ALVC164245DGG	ACTIVE	TSSOP	DGG	48	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		ALVC164245	Samples
SN74ALVC164245DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC164245	Samples
SN74ALVC164245DGGT	ACTIVE	TSSOP	DGG	48	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC164245	Samples
SN74ALVC164245DL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC164245	Samples
SN74ALVC164245DLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC164245	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



### PACKAGE OPTION ADDENDUM

15-Jan-2021

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74ALVC164245:

■ Enhanced Product: SN74ALVC164245-EP


NOTE: Qualified Version Definitions:


• Enhanced Product - Supports Defense, Aerospace and Medical Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 4-Oct-2022


### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVC164245DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74ALVC164245DGGT	TSSOP	DGG	48	250	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74ALVC164245DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

www.ti.com 4-Oct-2022




#### \*All dimensions are nominal

Device	Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74ALVC164245DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0	
SN74ALVC164245DGGT	TSSOP	DGG	48	250	367.0	367.0	45.0	
SN74ALVC164245DLR	SSOP	DL	48	1000	367.0	367.0	55.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 4-Oct-2022

### **TUBE**




### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
74ALVC164245DLG4	DL	SSOP	48	25	473.7	14.24	5110	7.87
SN74ALVC164245DGG	DGG	TSSOP	48	40	530	11.89	3600	4.9
SN74ALVC164245DL	DL	SSOP	48	25	473.7	14.24	5110	7.87

# DL (R-PDSO-G48)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Translation - Voltage Levels category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below:

NLSX4373DMR2G NLSX5012MUTAG NLSX0102FCT1G PCA9306FMUTAG MC100EPT622MNG NLSX3014MUTAG NLSX5011MUTCG NLVSX4373MUTAG NB3U23CMNTAG NLSX3013BFCT1G NLV7WBD3125USG NLSX3012DMR2G NLA9306MU3TCG PI4ULS3V304AZMAEX PI4ULS3V504AZMAEX 74AVCH1T45FW3-7 NLSX5011AMUTAG 74AXP1T34GWH ST2149BQTR MC100ELT21DR2G MC100LVELT22MNRG MC10ELT20DR2G MC10EPT20MNR4G MC14504BFELG NLSV4T3234FCT1G NLSX3378BFCT1G UM3208QA UM3208H UM3304 UM3304QT UM3202H UM3308 RS0104YTQE12 RS0204YUTQH12 AW39204QNR AW39114FOR RS0104YTQF14 RS0204YTQF14 UM3204QT UM3204QB UM3204QV AIPTS0104TA14.TR AIPTB0104TA14.TR UM3304QS SN74LXC2T45DCUR TCA39306DTMR NTS0102TL-Q100H AW39112DNR XP7660 RS4T774XTSS16