

#### www.ti.com

SCES776A - SEPTEMBER 2009-REVISED MAY 2010


# LOW-POWER DUAL INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS

Check for Samples: SN74AUP2G06

#### FEATURES

- Available in the Texas Instruments NanoStar™ Package
- Low Static-Power Consumption (I<sub>CC</sub> = 0.9  $\mu$ A Maximum)
- Low Dynamic-Power Consumption  $(C_{pd} = 4.3 \text{ pF Typical at 3.3 V})$
- Low Input Capacitance (C<sub>i</sub> = 1.5 pF Typical)
- Low Noise Overshoot and Undershoot • <10% of V<sub>CC</sub>
- Ioff Supports Partial-Power-Down Mode • Operation
- Wide Operating V<sub>CC</sub> Range of 0.8 V to 3.6 V
  - DCK PACKAGE DRY PACKAGE (TOP VIEW) (TOP VIEW) 6 1 1A 1Y 1A 6 GND 2 5 2  $V_{cc}$ GND 5 4 2A 3 3 4 2A 2Y

- **Optimized for 3.3-V Operation**
- 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- t<sub>pd</sub> = 4.3 ns Maximum at 3.3 V
- Suitable for Point-to-Point Applications
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)



See mechanical drawings for dimensions.


#### DESCRIPTION/ORDERING INFORMATION

The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static- and dynamic-power consumption across the entire V<sub>CC</sub> range of 0.8 V to 3.6 V, resulting in increased battery life (see Figure 1). This product also maintains excellent signal integrity (see the very low undershoot and overshoot characteristics shown in Figure 2).

1Y

V<sub>cc</sub>

2Y





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ÆΑ

The output of the SN74AUP2G06 device is open drain and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions.

NanoStar<sup>™</sup> package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### **ORDERING INFORMATION**<sup>(1)</sup>

T <sub>A</sub>	PACKAGE <sup>(2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>(3)</sup>
	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YFP (Pb-free)	Reel of 3000	SN74AUP2G06YFPR	HT_
–40°C to 85°C	QFN – DRY	Reel of 5000	SN74AUP2G06DRYR	HD
	uQFN – DSF	Reel of 5000	SN74AUP2G06DSFR	HD
	SOT (SC-70) – DCK	Reel of 3000	SN74AUP2G06DCKR	HD_

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.


(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(3) DCK: The actual top-side marking has one additional character that designates the water fab/assembly site. YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the water fab/assembly site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).

#### FUNCTION TABLE (Each Inverter)

INPUT A	OUTPUT Y
Н	L
L	Н

#### LOGIC DIAGRAM (POSITIVE LOGIC)





www.ti.com

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
VI	Input voltage range <sup>(2)</sup>		-0.5	4.6	V
Vo	Voltage range applied to any output in the I	high-impedance or power-off state <sup>(2)</sup>	-0.5	4.6	V
Vo	Output voltage range in the high or low stat	e <sup>(2)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>0</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±20	mA
	Continuous current through $V_{CC}$ or GND			±50	mA
		DCK package		252	
0	De alta se tharmal impandance (3)	DSF package		300	°C/W
$\theta_{JA}$	Package thermal impedance <sup>(3)</sup>	DRY package		234	-0/10
		YFP package		132	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating" conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) (3) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

The package thermal impedance is calculated in accordance with JESD 51-7.



www.ti.com

#### **RECOMMENDED OPERATING CONDITIONS**<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		0.8	3.6	V
		$V_{CC} = 0.8 V$	V <sub>CC</sub>		
V	High lovel input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$			V
V <sub>IH</sub>	High-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V	1.6		v
		$V_{CC}$ = 3 V to 3.6 V	2		
		$V_{CC} = 0.8 V$		0	
V		$V_{CC}$ = 1.1 V to 1.95 V		$0.35 \times V_{CC}$	V
V <sub>IL</sub>	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	v
		$V_{CC}$ = 3 V to 3.6 V		0.9	
VI	Input voltage		0	3.6	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 0.8 V		-20	μA
		V <sub>CC</sub> = 1.1 V		-1.1	
		$V_{CC} = 1.4 V$		-1.7	
I <sub>OH</sub>	High-level output current	$V_{CC} = 1.65$		-1.9	mA
		$V_{CC} = 2.3 V$		-3.1	
		$V_{CC} = 3 V$		-4	
		$V_{CC} = 0.8 V$		20	μA
		V <sub>CC</sub> = 1.1 V		1.1	
	Low lovel output ourrest	$V_{CC} = 1.4 V$		1.7	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 1.65 V		1.9	mA
		V <sub>CC</sub> = 2.3 V		3.1	
		$V_{CC} = 3 V$		4	
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 0.8 V \text{ to } 3.6 V$		200	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



#### www.ti.com

#### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS	N N	T <sub>A</sub>	= 25°C		T <sub>A</sub> = -40°C	to 85°C	UNIT			
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	MIN	МАХ	UNIT			
	I <sub>OH</sub> = -20 μA	0.8 V to 3.6 V	V <sub>CC</sub> – 0.1			V <sub>CC</sub> – 0.1					
	I <sub>OH</sub> = -1.1 mA	1.1 V	$0.75 \times V_{CC}$			0.7 × V <sub>CC</sub>					
	I <sub>OH</sub> = -1.7 mA	1.4 V	1.11			1.03					
V <sub>OH</sub>	I <sub>OH</sub> = -1.9 mA	1.65 V	1.32			1.3		V			
	I <sub>OH</sub> = -2.3 mA	2.3 V	2.05			1.97					
	I <sub>OH</sub> = -3.1 mA	2.3 V	1.9			1.85					
	I <sub>OH</sub> = -2.7 mA	3 V	2.72			2.67					
	$I_{OH} = -4 \text{ mA}$	3 V	2.6			2.55					
	I <sub>OL</sub> = 20 μA	0.8 V to 3.6 V			0.1		0.1				
	I <sub>OL</sub> = 1.1 mA	1.1 V			$0.3 \times V_{CC}$		$0.3 \times V_{CC}$	V			
	I <sub>OL</sub> = 1.7 mA	1.4 V			0.31		0.37				
	I <sub>OL</sub> = 1.9 mA	1.65 V			0.31		0.35				
V <sub>OL</sub>	I <sub>OL</sub> = 2.3 mA	2.3 V			0.31		0.33				
	I <sub>OL</sub> = 3.1 mA	2.3 V			0.44		0.45				
	I <sub>OL</sub> = 2.7 mA	3 V			0.31		0.33				
	$I_{OL} = 4 \text{ mA}$	3 V			0.44		0.45				
I <sub>I</sub> A or B input	$V_1 = GND \text{ to } 3.6 \text{ V}$	0 V to 3.6 V			0.1		0.5	μA			
off	$V_{I} \text{ or } V_{O} = 0 \text{ V to } 3.6 \text{ V}$	0 V			0.2		0.6	μΑ			
∆I <sub>off</sub>	$V_{I}$ or $V_{O}$ = 0 V to 3.6 V	0 V to 0.2 V			0.2		0.6	μΑ			
lcc	$V_{I} = GND \text{ or } (V_{CC} \text{ to } 3.6 \text{ V}),$ $I_{O} = 0$	0.8 V to 3.6 V			0.5		0.9	μA			
ΔI <sub>CC</sub>	$V_{I} = V_{CC} - 0.6 V^{(1)}, I_{O} = 0$	3.3 V			40		50	μΑ			
0		0 V		1.5				~ <b>Г</b>			
C <sub>i</sub>	$V_I = V_{CC}$ or GND	3.6 V		1.5				pF			
Co	V <sub>O</sub> = GND	0 V		3				pF			

(1) One input at  $V_{CC}$  – 0.6 V, other input at  $V_{CC}$  or GND



www.ti.com

#### SCES776A - SEPTEMBER 2009-REVISED MAY 2010

#### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range,  $C_L = 5 \text{ pF}$  (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	TO	v <sub>cc</sub>		∖ = 25°C		T <sub>A</sub> = to 85		UNIT								
	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX									
			0.8 V		12.4												
			1.5	1.2 V ± 0.1 V	2.7	12	9.9	2	12.8								
	٨			X	V	V	V	V	V	V	V	V	1.5 V ± 0.1 V	2.1	3.5	6.2	1.5
t <sub>pd</sub>	A	Y	1.8 V ± 0.15 V	2.1	3.1	4.7	1.2	5.9	ns								
			2.5 V ± 0.2 V	1.4	2.2	3.2	1	3.9									
			3.3 V ± 0.3 V	1.3	2.2	3.3	0.8	3.6									

#### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, C<sub>L</sub> = 10 pF (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	TO	V <sub>cc</sub>	Т	₄ = 25°C		T <sub>A</sub> = to 85		UNIT
	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX	
			0.8 V		15.1				
			1.2 V ± 0.1 V	3.6	12	11.2	2.7	14.1	
	•	N/	1.5 V ± 0.1 V	2.9	4.3	7	2.2	8.6	
t <sub>pd</sub>	A	Y	1.8 V ± 0.15 V	2.7	3.9	5.4	1.8	6.7	ns
			2.5 V ± 0.2 V	2.1	2.9	3.8	1.4	4.5	
			3.3 V ± 0.3 V	1.7	3	4.5	1.2	4.9	

#### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range,  $C_L = 15 \text{ pF}$  (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	TO	V <sub>cc</sub>	Τ <sub>4</sub>	∖ = 25°C		T <sub>A</sub> = to 85		UNIT								
	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX									
			0.8 V		17.4												
			N N	1.2 V ± 0.1 V	4.9	12	12.2	3.4	15.2								
4	•			N N	N N	N N	N N	N N	N N	N N	X	Y	1.5 V ± 0.1 V	3.5	5	7.7	2.7
t <sub>pd</sub>	A	Y	1.8 V ± 0.15 V	3.2	4.8	6.6	2.2	7.3	ns								
			2.5 V ± 0.2 V	2.5	3.5	4.5	1.7	5.1									
			3.3 V ± 0.3 V	2	3.8	6	1.5	6.5									

#### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	TO	Vaa		∖ = 25°C		T <sub>A</sub> = to 85	40°C 5°C	UNIT							
	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX								
			0.8 V		25.3											
		Y	N N	1.2 V ± 0.1 V	7.6	12	16	5.6	19.3							
+	٨			N/	V	V	V	V	V	V	1.5 V ± 0.1 V	5.9	7.6	10.1	4.3	12
t <sub>pd</sub>	A Y		1.8 V ± 0.15 V	4.8	7.4	10.7	3.6	11	ns							
			2.5 V ± 0.2 V	3.7	5.4	7.1	2.8	7.8								
			$3.3 \text{ V} \pm 0.3 \text{ V}$	3.2	6.5	10.5	2.5	10.8								



www.ti.com


#### SCES776A - SEPTEMBER 2009-REVISED MAY 2010

#### **OPERATING CHARACTERISTICS**


 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	TYP	UNIT
			0.8 V	4	
	C Down dissipation conscitance		1.2 V ± 0.1 V	4	
C		f 10 MU	1.5 V ± 0.1 V	4	
C <sub>pd</sub>	Power dissipation capacitance	f = 10 MHz	1.8 V ± 0.15 V	4	pF
			2.5 V ± 0.2 V	4.1	
			$3.3 \text{ V} \pm 0.3 \text{ V}$	4.3	

#### PARAMETER MEASUREMENT INFORMATION (Propagation Delays, Setup and Hold Times, and Pulse Width)



	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V	V <sub>CC</sub> = 1.5 V ± 0.1 V	V <sub>CC</sub> = 1.8 V ± 0.15 V	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V
CL	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
VM	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2
VI	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>



- Α. C<sub>L</sub> includes probe and jig capacitance.
- Β. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , for C. propagation delays  $t_r/t_f = 3$  ns, for setup and hold times and pulse width  $t_r/t_f = 1.2$  ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- Ε.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- F. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

LOAD CIRCUIT

8

www.ti.com






www.ti.com

SCES776A-SEPTEMBER 2009-REVISED MAY 2010


#### PARAMETER MEASUREMENT INFORMATION (Enable and Disable Times)



TEST	S1
t <sub>PLZ</sub> /t <sub>PZL</sub>	$2 \times V_{CC}$
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

LOAD CIRCUIT

	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V	V <sub>CC</sub> = 1.5 V ± 0.1 V	V <sub>CC</sub> = 1.8 V ± 0.15 V	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V
С <sub>L</sub>	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V <sub>M</sub>	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2
V <sub>I</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
V <sub>Δ</sub>	0.1 V	0.1 V	0.1 V	0.15 V	0.15 V	0.3 V



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub> = 3 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- $\mathsf{F}. \quad \mathsf{t}_{\mathsf{PLH}} \text{ and } \mathsf{t}_{\mathsf{PHL}} \text{ are the same as } \mathsf{t}_{\mathsf{pd}}.$
- G. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms



#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(.)		J		-	(=)	(6)	(0)		()	
SN74AUP2G06DCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HD5, HDF)	Samples
SN74AUP2G06DRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HD	Samples
SN74AUP2G06DSFR	ACTIVE	SON	DSF	6	5000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HD	Samples
SN74AUP2G06YFPR	ACTIVE	DSBGA	YFP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	HTN	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP2G06DCKR	SC70	DCK	6	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP2G06DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74AUP2G06DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74AUP2G06DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
SN74AUP2G06YFPR	DSBGA	YFP	6	3000	178.0	9.2	0.89	1.29	0.62	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

24-Jul-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP2G06DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
SN74AUP2G06DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
SN74AUP2G06DRYR	SON	DRY	6	5000	184.0	184.0	19.0
SN74AUP2G06DSFR	SON	DSF	6	5000	184.0	184.0	19.0
SN74AUP2G06YFPR	DSBGA	YFP	6	3000	220.0	220.0	35.0

DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-203 variation AB.



# LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



# **YFP0006**



# **PACKAGE OUTLINE**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.



# YFP0006

# **EXAMPLE BOARD LAYOUT**

#### DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



# YFP0006

# **EXAMPLE STENCIL DESIGN**

### DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



# **GENERIC PACKAGE VIEW**

# USON - 0.6 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4207181/G

# **DRY0006A**



# **PACKAGE OUTLINE**

### USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.



# DRY0006A

# **EXAMPLE BOARD LAYOUT**

#### USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).



# DRY0006A

# **EXAMPLE STENCIL DESIGN**

#### USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **DSF0006A**



# **PACKAGE OUTLINE**

### X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing Per ASME Y14.5M.
  This drawing is subject to change without notice.
  Reference JEDEC registration MO-287, variation X2AAF.



# **DSF0006A**

# **EXAMPLE BOARD LAYOUT**

#### X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



# **DSF0006A**

# **EXAMPLE STENCIL DESIGN**

### X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Buffers & Line Drivers category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below :

LXV200-024SW 74AUP2G34FW3-7 HEF4043BP NL17SG125DFT2G NLU1GT126CMUTCG CD4041UBE 54FCT240CTDB 74HCT540N DS14C88N 070519XB NL17SZ07P5T5G 74LVC2G17FW4-7 CD4502BE 5962-8982101PA NL17SH17P5T5G 74HCT126T14-13 74VHC9126FT(BJ) RHRXH162244K1 74AUP1G34FW5-7 74AUP1G07FW5-7 74LVC1G126FW4-7 74LVC2G126RA3-7 74LVCE1G125FZ4-7 74AUP1G126FW5-7 54FCT240TLB 74LVCE1G07FZ4-7 NLX3G16DMUTCG NLX2G06AMUTCG LE87100NQCT LE87285NQC LE87290YQC LE87290YQCT 74AUP1G125FW5-7 NLU2G16CMUTCG MC74LCX244MN2TWG NL17SG17P5T5G NLV74HC125ADR2G NLVHCT245ADTR2G NLVVHC1G126DFT2G EL5623IRZ ISL15102AIRZ-T13 ISL1539IRZ-T13 MC100EP17MNG MC74HCT365ADR2G MC74LCX244ADTR2G NL27WZ126US NL37WZ16US NLU1G07MUTCG NLU2G07MUTCG NLX3G17BMX1TCG