SCLS518A - AUGUST 2003 - REVISED APRIL 2008

- Qualified for Automotive Applications
- ESD Protection Exceeds 1500 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 80-µA Max I_{CC}
- Typical t_{pd} = 13 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Complementary Outputs
- Direct Overriding Load (Data) Inputs
- Gated Clock Inputs
- Parallel-to-Serial Data Conversion

description/ordering information

The SN74HC165 is an 8-bit parallel-load shift register that, when clocked, shift the data toward a serial (Q_H) output. Parallel-in access to each stage is provided by eight individual direct data (A–H) inputs that are enabled by a low level at the shift/load (SH/LD) input. The SN74HC165 also features a clock-inhibit (CLK INH) function and a complementary serial (\overline{Q}_H) output.

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/LD is held high and CLK INH is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH also accomplish clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/LD is held high. While SH/LD is low, the parallel inputs to the register are enabled independently of the levels of the CLK, CLK INH, or serial (SER) inputs.

ORDERING INFORMATION[†]

TA	PACKAG	GE‡	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 125°C	SOIC – D	Tape and reel	SN74HC165QDRQ1	HC165Q1
	TSSOP – PW	Tape and reel	SN74HC165QPWRQ1	HC165Q1

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

[‡] Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2008, Texas Instruments Incorporated



SCLS518A - AUGUST 2003 - REVISED APRIL 2008

	FUNCTION TABLE											
	INPUT	S										
SH/LD	CLK	CLK INH	FUNCTION									
L	Х	Х	Parallel load									
н	Н	Х	No change									
н	Х	Н	No change									
н	L	\uparrow	Shift [†]									
н	\uparrow	L	Shift [†]									


[†] Shift = content of each internal register shifts toward serial output Q_H. Data at SER is shifted into the first register.



logic diagram (positive logic)



SCLS518A - AUGUST 2003 - REVISED APRIL 2008



typical shift, load, and inhibit sequence



SCLS518A – AUGUST 2003 – REVISED APRIL 2008

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 1)	
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	
Continuous current through V _{CC} or GND	
Package thermal impedance, θ_{JA} (see Note 2): D package .	
PW package	108°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		2	5	6	V
		V _{CC} = 2 V	1.5			
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15			V
		VCC = 6 V	4.2			
		$V_{CC} = 2 V$			0.5	
VIL	Low-level input voltage	V _{CC} = 4.5 V			1.35	V
		VCC = 6 V			1.8	
\vee_{I}	Input voltage		0		VCC	V
VO	Output voltage		0		VCC	V
		V _{CC} = 2 V			1000	
$\Delta t / \Delta v^{\ddagger}$	Input transition rise/fall time	$V_{CC} = 4.5 V$			500	ns
		VCC = 6 V			400	
Т _А	Operating free-air temperature		-40		125	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

If this device is used in the threshold region (from V_{IL}max = 0.5 V to V_{IH}min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at t_t = 1000 ns and V_{CC} = 2 V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.



SCLS518A - AUGUST 2003 - REVISED APRIL 2008

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS		Vaa	Т	A = 25°C	;			
PARAMETER	TEST CONDITIO	JNS	VCC	MIN	TYP	MAX	MIN	MAX	UNIT
			2 V	1.9	1.998		1.9		
V_{OH} $V_{I} = V_{IH} \text{ or } V_{IL}$		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		
	$V_{I} = V_{IH} \text{ or } V_{IL}$		6 V	5.9	5.999		5.9		V
	$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7			
		I _{OH} = -5.2 mA	6 V	5.48	5.8		5.2		
	VI = VIH or VIL		2 V		0.002	0.1		0.1	
		l _{OL} = 20 μA	4.5 V		0.001	0.1		0.1	
VOL			6 V		0.001	0.1		0.1	V
		$I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4	
		I _{OL} = 5.2 mA	6 V		0.15	0.26		0.4	
lı	$V_I = V_{CC} \text{ or } 0$		6 V		±0.1	±100		±1000	nA
ICC	$V_{I} = V_{CC} \text{ or } 0,$	IO = 0	6 V			8		160	μΑ
Ci			2 V to 6 V		3	10		10	pF



SCLS518A - AUGUST 2003 - REVISED APRIL 2008

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

				T _A =	25°C			
			VCC	MIN	MAX	MIN	MAX	UNIT
			2 V		6		4.2	
fclock	Clock frequency		4.5 V		31		21	MHz
			6 V		36		25	
			2 V	80		120		
		SH/LD low	4.5 V	16		24		
	Dulas duration		6 V	14		20		~~
tw	Pulse duration	CLK high or low		80		120		ns
				16		24		
				14		20		
			2 V	80		120		
		SH/LD high before CLK1	4.5 V	16		24		
				14		20		
		SER before CLK1		40		60		
				8		12		
				7		10		
		CLK INH low before CLK1		100		150		
t _{su}	Setup time			20		30		ns
				17		25		
			2 V	40		60		
		CLK INH high before CLK↑	4.5 V	8		12		
			6 V	7		10		
			2 V	100		150		
		Data before SH/LD \downarrow	4.5 V	20		30		
			6 V	17		26		
			2 V	5		5		
		SER data after CLK [↑]	4.5 V	5		5		
+.	Hold time		6 V	5		5		
th		PAR data after SH/ <u>LD</u> ↓		5		5		ns
				5		5		
			6 V	5		5		



SCLS518A - AUGUST 2003 - REVISED APRIL 2008

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


DADAMETED	FROM	то		T,	₄ = 25°C	;			
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	UNIT
			2 V	6	13		4.2		
fmax			4.5 V	31	50		21		MHz
			6 V	36	62		25		
SH/LI			2 V		80	150		225	
	SH/LD	Q _H or Q _H	4.5 V		20	30		45	
			6 V		16	26		38	ns
	CLK		2 V		75	150		225	
^t pd		$Q_H \text{ or } \overline{Q}_H$	4.5 V		15	30		45	
·			6 V		13	26		38	
			2 V		75	150		225	
	н	Q _H or Q _H	4.5 V		15	30		45	
			6 V		13	26		38	
			2 V		38	75		110	
tt		Any	4.5 V		8	15		22	ns
			6 V		6	13		19	

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	75	pF



SCLS518A - AUGUST 2003 - REVISED APRIL 2008



PARAMETER MEASUREMENT INFORMATION

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r = 6 ns, t_f = 6 ns.
- C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.

E. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	. ,					.,	(6)	.,			
SN74HC165QDRQ1	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165QQ1	Samples
SN74HC165QPWRG4Q1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165Q1	Samples
SN74HC165QPWRQ1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165Q1	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74HC165-Q1 :

- Catalog : SN74HC165
- Enhanced Product : SN74HC165-EP
- Military : SN54HC165

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications




Texas


STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal								D.				t.
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC165QDRQ1	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC165QPWRG4Q1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC165QPWRG4Q1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC165QPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC165QPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

10-Aug-2022



*All dimensions are nomina	al
----------------------------	----

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC165QDRQ1	SOIC	D	16	2500	356.0	356.0	35.0
SN74HC165QPWRG4Q1	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74HC165QPWRG4Q1	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74HC165QPWRQ1	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74HC165QPWRQ1	TSSOP	PW	16	2000	356.0	356.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Counter Shift Registers category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below :

CD4031BE CD4034BE NLV74HC165ADTR2G 5962-9172201M2A MC100EP142MNG MC100EP016AMNG MC74LV594ADR2G NLV14094BDTR2G NLV74HC589ADR2G AiP74HC595TA16.TR SN74LS295BN AIP74HC164TA14.TR TM74HC164 74HC164D AiP74HC165SA16.TR 74HC573D AiP74HC165TA16.TR XL74HC597-TS 74HC164MT/TR XL74HC595TS 74HC595DMT/TR CD4094DMT/TR 74HC595D(MS) CD4094DM/TR 74HC164D GN165D 74HC595DM/TR AIP74HC595SA.TR XL4021B 74HC164D(MS) 74HC595MT/TR XL74HC165-TS 74HC595D 74HC595D 74HC595D. 74HC595BQ RS595SXTSS16 Aip74HC595SA16.TR SN74LS164DR-HXY 74HC164DR RS595SXS16 74HC165-HXY 74HC595E RS164XQ GN74HC595D 74HC164DRG XD74HC165 SN74LV165AQWBQBRQ1 AiP74HC4094SA16.TR HX74HC595IDRG