











SN74LV123A-Q1

SCLS467F - FEBRUARY 2003-REVISED JUNE 2016

SN74LV123A-Q1 Dual Retriggerable Monostable Multivibrator With Schmitt-Trigger Inputs

Features

- **Qualified for Automotive Applications**
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) $>2.3 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Supports Mixed-Mode Voltage Operation on All
- Schmitt-Trigger Circuitry on A, B, and CLR Inputs for Slow Input Transition Rates
- Edge Triggered From Active-High or Active-Low Gated Logic Inputs
- Ioff Supports Partial-Power-Down Mode Operation
- Retriggerable for Very Long Output Pulses, up to 100% Duty Cycle
- Overriding Clear Terminates Output Pulse
- Glitch-Free Power-Up Reset on Outputs
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 1000-V Charged-Device Model (C101)

2 Applications

- Automotive
- Infotainment Systems
- DVD and Blu-ray Players
- **GPS Navigation Devices**
- Advanced Driver Assistance Systems
- Automotive Body and Lighting

3 Description

The SN74LV123A-Q1 device is a dual retriggerable monostable multivibrator designed for 2-V to 5.5-V V_{CC} operation.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
SN74LV123A-Q1	TSSOP (16)	5.00 mm × 4.40 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Logic Diagram, Each Multivibrator (Positive Logic)






Table of Contents

1	Features 1		8.1 Overview	. 10
2	Applications 1		8.2 Functional Block Diagram	. 10
3	Description 1		8.3 Feature Description	. 10
4	Revision History2		8.4 Device Functional Modes	. 11
5	Pin Configuration and Functions	9	Application and Implementation	12
6	Specifications4		9.1 Application Information	. 12
U	6.1 Absolute Maximum Ratings		9.2 Typical Application	. 12
	6.2 ESD Ratings	10	Power Supply Recommendations	16
	6.3 Recommended Operating Conditions	11	Layout	16
	6.4 Thermal Information		11.1 Layout Guidelines	. 16
	6.5 Electrical Characteristics 5		11.2 Layout Example	. 16
	6.6 Timing Requirements — $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 6$	12	Device and Documentation Support	17
	6.7 Timing Requirements — $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		12.1 Receiving Notification of Documentation Updates	: 17
	6.8 Switching Characteristics — $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \cdot 6$		12.2 Community Resources	. 17
	6.9 Switching Characteristics — V _{CC} = 5 V ± 0.5 V 7		12.3 Trademarks	. 17
	6.10 Operating Characteristics		12.4 Electrostatic Discharge Caution	. 17
	6.11 Typical Characteristics 8		12.5 Glossary	. 17
7	Parameter Measurement Information 9	13	Mechanical, Packaging, and Orderable	
8	Detailed Description 10		Information	17
•	zotanoa zoonphonimini			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


CI	hanges from Revision E (December 2012) to Revision F	Page
•	Deleted 200-V Machine Model (A115-A) from Features	1
•	Added 'Infotainment Systems' application.	1
•	Added 'DVD and Blu-ray Players' application.	1
•	Added 'GPS Navigation Devices' application.	1
•	Added 'Advanced Driver Assistance Systems' application.	1
•	Added 'Automotive Body and Lighting' application.	1
•	Updated the data sheet to meet the new TI data sheet standard	1
•	Deleted Ordering Information table from the data sheet	1
•	Moved extraneous description details to Overview section	1
•	Added Device Information table, ESD Ratings table, Pin Configuration and Functions section, Detailed Description section, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, Receiving Notification of Documentation Updates section, and Mechanical, Packaging, and Orderable Information section	4
•	Added logic diagram for front page image	
٠		
•	Added Operating virtual junction temperature, T _J to <i>Absolute Maximum Ratings</i> table	
•	Changed Maximum Operating free-air temperature from 105 to 125	5

Submit Documentation Feedback

Copyright © 2003–2016, Texas Instruments Incorporated



5 Pin Configuration and Functions



Pin Functions

	PIN	I/O	DESCRIPTION	
NO.	NAME	1/0	DESCRIPTION	
1	1 A	I	Channel 1 falling edge trigger input when 1B = L; Hold low for other input methods	
2	1B	I	Channel 1 rising edge trigger input when $1\overline{A} = H$; Hold high for other input methods	
3	1 CLR	I	Channel 1 rising edge trigger when $1\overline{A} = H$ and $1B = L$; Hold high for other input methods; Can cut pulse length short by driving low during output	
4	1Q	0	Channel 1 inverted output	
5	2Q	0	Channel 2 output	
6	2C _{ext}	_	nannel 2 external capacitor negative connection	
7	2R _{ext} /C _{ext}	_	Channel 2 external capacitor and resistor junction connection	
8	GND	_	Ground	
9	2 A	1	Channel 2 falling edge trigger input when 2B = L; Hold low for other input methods	
10	2B	I	Channel 2 rising edge trigger input when $2\overline{A} = H$; Hold high for other input methods	
11	2 CLR	I	Channel 2 rising edge trigger when $2\overline{A} = H$ and $2B = L$; Hold high for other input methods; Can cut pulse length short by driving low during output	
12	2Q	0	Channel 2 inverted output	
13	1Q	0	Channel 1 output	
14	1C _{ext}	_	Channel 1 external capacitor negative connection	
15	1R _{ext} /C _{ext}	_	Channel 1 external capacitor and resistor junction connection	
16	V _{CC}	_	Power supply	

Product Folder Links: SN74LV123A-Q1



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)(1)

		MIN	MAX	UNIT
Supply voltage, V _{CC}		-0.5	7	V
Input voltage, V _I ⁽²⁾		-0.5	7	V
oltage range applied to any output in the high-impedance or power-off state, V _O ⁽²⁾ -0.5		7	V	
out clamp current, I_{lK}	In the high or low state (3)(2)	-0.5	V _{CC} + 0.5	V
Output voltage, v _O v _O	In the power-off state, V _O ⁽²⁾	-0.5	-0.5 7 -0.5 7 -0.5 7 -0.5 V _{CC} + 0.5	V
Input clamp current, I _{IK}	V ₁ < 0		-20	mA
Output clamp current, I _{OK}	V _O < 0		-50	mA
Continuous output current, I _O	$V_O = 0$ to V_{CC}		±25	mA
Continuous current through V _{CC} or GND			±50	mA
Operating virtual junction temperature, T _J			150	°C
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Clastrostatia diseberge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V _(ESD) Electrostatic discharge		Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature (unless otherwise noted)(1)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		2	5.5	V
		V _{CC} = 2 V	1.5		
.,	High lovel input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{CC} \times 0.7$		V
V _{CC} V _{IH} V _{IL} V _I V _O	High-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	$V_{CC} \times 0.7$		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$		
	Low-level input voltage	V _{CC} = 2 V		0.5	
.,		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$	V
VIL		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		$V_{CC} \times 0.3$	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$	
V_{I}	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 2 V		-50	μΑ
	High lovel output ourrent	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-2	
Іон	High-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		-6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12	

Product Folder Links: SN74LV123A-Q1

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

³⁾ The value is limited to 5.5 V maximum.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.



Recommended Operating Conditions (continued)

over operating free-air temperature (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
		V _{CC} = 2 V		50	μΑ
	Low level output ourrent	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2	
I _{OL}	Low-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12	
D		V _{CC} = 2 V	5		1.0
R _{ext}	External timing resistance V _{CC} ≥ 3 V		1		kΩ
C _{ext}	External timing capacitance	External timing capacitance		striction	pF
Δt/ΔV _{CC}	Power-up ramp rate		1		ms/V
T _A	Operating free-air temperature		-40	125	°C

6.4 Thermal Information

		SN74LV123A-Q1	
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	111.2	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	46.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	56.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	5.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	55.7	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAME	TER	TEST CONDITIONS	V _{CC}	MIN	TYP N	ΛAΧ	UNIT	
	High-level output voltage		$I_{OH} = -50 \mu A$	2 V to 5.5 V	0.1				
.,			$I_{OH} = -2 \text{ mA}$	2.3 V	2			V	
V _{OH}	nign-ievei outpu	t voitage	$I_{OH} = -6 \text{ mA}$	3 V	2.48			V	
			$I_{OH} = -12 \text{ mA}$	4.5 V	3.8				
			$I_{OL} = 50 \mu A$	2 V to 5.5 V			0.1		
	Love loved output	valtaga	I _{OL} = 2 mA	2.3 V			0.4	V	
V _{OL}	Low-level output	. voitage	I _{OL} = 6 mA	3 V		(0.44	V	
			I _{OL} = 12 mA	4.5 V		(0.55		
		R _{ext} /C _{ext} ⁽¹⁾	$V_I = 5.5 \text{ V or GND}$	5.5 V		=	±2.5		
I	Input current	A, B, and CLR	and $\overline{\text{CLR}}$ $V_{\text{I}} = 5.5 \text{ V or GND}$	0 V			±1	μΑ	
				0 to 5.5 V			±1		
I_{CC}	Quiescent curre	nt	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20	μΑ	
		3 V			280				
I _{CC}	Supply current, a circuit)	Active state (per	$V_I = V_{CC}$ or GND, $R_{ext}/C_{ext} = 0.5 V_{CC}$	4.5 V			650	μΑ	
	onoun			5.5 V			975		
I _{off}	Off-state current		V_I or $V_O = 0$ to 5.5 V	0 V			5	μΑ	
0	lanut annaitean		V V ar CND	3.3 V		1.9			
C _i	Input capacitano	:e	$V_I = V_{CC}$ or GND	5 V		1.9		pF	

Product Folder Links: SN74LV123A-Q1

⁽¹⁾ This test is performed with the terminal in the off-state condition.



6.6 Timing Requirements — $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted). See Figure 1 and the circuits in the *Parameter Measurement Information* section.

			MIN	NOM ⁽¹⁾ MA	X UNIT
t _w	Pulse duration	CLR	5		20
		A or B trigger	5		ns
t _{rr}	Pulse retrigger time, $R_{ext} = 1 \text{ k}\Omega$	C _{ext} = 100 pF	See ⁽²⁾	76	ns
		C _{ext} = 0.01 μF	See ⁽²⁾	1.8	μs

⁽¹⁾ T_A = 25°C

6.7 Timing Requirements — $V_{cc} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted). See Figure 1 and the circuits in the *Parameter Measurement Information* section.

			MIN	NOM ⁽¹⁾	MAX	TINU
Dulas duradias		CLR	5			
ι _w	Pulse duration	A or B trigger	5			ns
t_{rr} Pulse retrigger time, $R_{ext} = 1 \text{ k}\Omega$	C _{ext} = 100 pF	See ⁽²⁾	59		ns	
	Pulse retrigger time, $R_{\text{ext}} = 1 \text{ k}\Omega$	C _{ext} = 0.01 μF	See ⁽²⁾	1.5		μs

⁽¹⁾ $T_A = 25^{\circ}C$

6.8 Switching Characteristics — $V_{cc} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted). See the circuits in the *Parameter Measurement Information* section.

	PARAMETER	FROM TO		TEST	T	= 25°C	;	T _A = -40	UNIT	
	(INI		(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNII
		\overline{A} or B	Q or \overline{Q}			11.8	24.1	1	27.5	
t _{pd}	Propagation delay	CLR	Q or \overline{Q}	C _L = 50 pF		10.5	19.3	1	22	ns
	1 Topagation dolay	CLR trigger	Q or $\overline{\mathbb{Q}}$	ομ – σο μι		12.3	25.9	1	29.5	110
	Duration of pulse at Q and $\overline{\mathbb{Q}}$ outputs		Q or $\overline{\mathbb{Q}}$	$C_L = 50 \text{ pF}$ $C_{\text{ext}} = 28 \text{ pF}$ $R_{\text{ext}} = 2 \text{ k}\Omega$		182	240		300	ns
t _w				$C_L = 50 \text{ pF}$ $C_{ext} = 0.01 \mu\text{F}$ $R_{ext} = 10 k\Omega$	90	100	110	90	110	μs
				$C_L = 50 \text{ pF}$ $C_{\text{ext}} = 0.1 \mu\text{F}$ $R_{\text{ext}} = 10 k\Omega$	0.9	1	1.1	0.9	1.1	ms
Δt_w	Output pulse-duration variation (Q and \overline{Q}) between circuits in same package			C _L = 50 pF		±1%				

⁽²⁾ See retriggering data in the Application and Implementation section.

⁽²⁾ See retriggering data in the Application and Implementation section



6.9 Switching Characteristics — $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted). See the circuits in the *Parameter Measurement Information* section.

	DADAMETED	FROM	то	TEST	T _A = 25°C			$T_A = -40$	UNIT	
	PARAMETER	(INPUT) (OUTPUT)		CONDITIONS	MIN	TYP MAX		MIN	MAX	UNII
		A or B	Q or \overline{Q}			8.3	14	1	16	
t _{pd}	Propagation delay	CLR	Q or \overline{Q}	$C_L = 50 pF$		7.4	11.4	1	13	ns
		CLR trigger	Q or \overline{Q}			8.7	14.9	1	17	
			Q or Q	$C_L = 50 \text{ pF}$ $C_{\text{ext}} = 28 \text{ pF}$ $R_{\text{ext}} = 2 \text{ k}\Omega$		167	200		240	ns
t _w	Duration of pulse at Q and $\overline{\mathbb{Q}}$ outputs			$C_L = 50 \text{ pF}$ $C_{ext} = 0.01 \mu\text{F}$ $R_{ext} = 10 k\Omega$	90	100	110	90	110	μs
				$C_L = 50 \text{ pF}$ $C_{\text{ext}} = 0.1 \mu\text{F}$ $R_{\text{ext}} = 10 k\Omega$	0.9	1	1.1	0.9	1.1	ms
Δt_{w}	Output pulse-duration variation (Q and $\overline{\mathbf{Q}}$) between circuits in same package			C _L = 50 pF		±1%				

6.10 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST C	ONDITIONS	V _{CC}	TYP	UNIT
0	Danier dissination consistence	C 50 - F	f 40 MH-	3.3 V	44	r
C_{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF},$	f = 10 MHz	5 V	49	pF





Figure 1. Input and Output (I/O) Timing Diagram



6.11 Typical Characteristics

Operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied.



Submit Documentation Feedback

Copyright © 2003–2016, Texas Instruments Incorporated



7 Parameter Measurement Information





Figure 6. Load Circuit



Inputs or Outputs V_{CC} V_{CC} V_{CC} V_{CC}

Figure 7. Voltage Waveforms Pulse Duration




Figure 8. Voltage Waveforms Delay Times

Figure 9. Voltage Waveforms Delay Times

- a. C_L includes probe and jig capacitance.
- b. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
- c. The outputs are measured one at a time, with one input transition per measurement.



8 Detailed Description

8.1 Overview

This edge-triggered multivibrator features output pulse-duration control by three methods. In the <u>first</u> method, the A input is low, and the B <u>input</u> goes high. In the second method, the B input is high, and the A input goes low. In the third method, the A input is low, the B input is high, and the clear (CLR) input goes high.

The output pulse duration is programmable by selecting external resistance and capacitance values. The external timing capacitor must be connected between C_{ext} and R_{ext}/C_{ext} (positive) and an external resistor connected between R_{ext}/C_{ext} and V_{CC} . Connect an external variable resistance between R_{ext}/C_{ext} and V_{CC} obtain variable pulse durations. The output pulse duration also can be reduced by taking CLR low.

Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. The A, B, and CLR inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition rates with jitter-free triggering at the outputs.

When triggered, the basic pulse duration can be extended by retriggering the gated low-level-active (\overline{A}) or high-level-active (B) input. Pulse duration may be reduced by taking \overline{CLR} low. The input-output timing diagram (Figure 1) shows pulse control by retriggering the inputs and early clearing.

The Q outputs are in the low state, and the \overline{Q} outputs are in the high state during power up. The outputs are glitch free, without applying a reset pulse.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, which prevents damaging current backflow through the device when it is powered down.

8.2 Functional Block Diagram




Figure 10. Logic Diagram, Each Multivibrator (Positive Logic)

8.3 Feature Description

The SN74LV123A operates over a wide supply range from 2 V to 5.5 V. The propagation delay has a maximum of 11 ns at 5-V supply. The typical output ground bounce is less than 0.8 V at 3.3-V supply and 25°C. The typical output V_{OH} undershoot is greater than 2.3 V at 3.3-V supply and 25°C.

These parts support mixed-mode voltage operation on all ports.

Schmitt-trigger circuitry on the \overline{A} , B, and \overline{CLR} inputs allow for slow input transition rates and noisy input signals.

This device can be configured for rising or falling edge triggering.

This device supports partial-power-down mode operation.

This device is retriggerable for very long output pulses up to 100% duty cycle.

The clear signal overrides an output pulse and terminates it early.

Glitch-free power-up reset on outputs.



Feature Description (continued)

8.3.1 Power-Down Considerations

Large values of C_{ext} can cause problems when powering down the SN74LV123A-Q1 devices because of the amount of energy stored in the capacitor. When a system containing this device is powered down, the capacitor can discharge from V_{CC} through the protection diodes at pin 2 or pin 14. Current through the input protection diodes must be limited to 30 mA; therefore, the turn-off time of the V_{CC} power supply must not be faster than $t = V_{\text{CC}} \times C_{\text{ext}} / 30$ mA. For example, if $V_{\text{CC}} = 5$ V and Cext = 15 pF, the V_{CC} supply must turn off no faster than $t = (5 \text{ V}) \times (15 \text{ pF}) / 30$ mA = 2.5 ns. Usually, this is not a problem because power supplies are heavily filtered and cannot discharge at this rate. The SN74LV123A-Q1 devices can sustain damage when a more rapid decrease of V_{CC} to zero occurs. Use external clamping diodes to avoid this possibility.

8.4 Device Functional Modes

Table 1 shows the functional modes for each monostable multivibrator in the SN74LV123A-Q1.

Table 1. Function Table (Each Multivibrator)

	INPUTS	OUTPUTS				
CLR	Ā	В	Q	O		
L	X	X	L	Н		
X	Н	X	L ⁽¹⁾	H ⁽¹⁾		
X	X	L	L ⁽¹⁾	H ⁽¹⁾		
Н	L	↑	Л	Т		
Н	\downarrow	Н	Л	T		
1	L	Н	Л	T		

⁽¹⁾ These outputs are based on the assumption that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the setup.

Product Folder Links: SN74LV123A-Q1



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SNx4LV123A device is a dual monostable multivibrator. It can be configured for many pulse width outputs and rising or falling-edge triggering. The application shown here could be used to signal separate interruptable inputs on a microcontroller when an input had a rising or falling edge.

9.2 Typical Application




Figure 11. Simplified Application Schematic

9.2.1 Design Requirements

NOTE

To prevent malfunctions due to noise, connect a high-frequency capacitor between V_{CC} and GND, and keep the wiring between the external components and C_{ext} and R_{ext}/C_{ext} terminals as short as possible.

9.2.1.1 Output Pulse Duration

The output pulse duration, t_w , is determined primarily by the values of the external capacitance (C_T) and timing resistance (R_T). The timing components are connected as shown in Figure 12.



Typical Application (continued)




Figure 12. Timing-Component Connections

If C_T is ≥ 1000 pF and K = 1.0, the pulse duration is given by Equation 1:

$$t_w = K \times R_T \times C_T$$

where

- tw = pulse duration in ns
- R_T = external timing resistance in $k\Omega$
- C_T = external capacitance in pF
- K = multiplier factor

(1)

if C_T is <1000 pF, K can be determined from Figure 5

Equation 1 and Figure 16 can be used to determine values for pulse duration, external resistance, and external capacitance.

9.2.1.2 Retriggering Data

The minimum input retriggering time (t_{MIR}) is the minimum time required after the initial signal before retriggering the input. After t_{MIR}, the device retriggers the output. Experimentally, it also can be shown that to retrigger the output pulse, the two adjacent input signals must be t_{MIR} apart, where $t_{MIR} = 0.30 \times t_{w}$. The retrigger pulse duration is calculated as shown in Figure 13.





Figure 13. Retrigger Pulse Duration

The minimum value from the end of the input pulse to the beginning of the retriggered output must be approximately 15 ns to ensure a retriggered output (see Figure 14).

Copyright © 2003-2016, Texas Instruments Incorporated



Typical Application (continued)



 t_{MRT} = Minimum Time Between the End of the Second Input Pulse and the Beginning of the Retriggered Output t_{MRT} = 15 ns

Figure 14. Input and Output Requirements

9.2.2 Detailed Design Procedure

- · Timing requirements:
 - The pulse width must be long enough to be read by the desired output system, but short enough so that
 the output pulse completes prior to the next trigger event. It is recommended to make the output pulse just
 10% longer than the minimum required for the output system.
- Recommended input conditions:
 - Slow or noisy inputs are allowed on \overline{A} , B, and \overline{CLR} due to Schmitt-trigger input circuitry.
 - Specified high and low levels. See (V_{IH} and V_{IL}) in Recommended Operating Conditions.
- Recommended output conditions:
 - Load currents must not exceed the values listed in Absolute Maximum Ratings.

Submit Documentation Feedback


Copyright © 2003–2016, Texas Instruments Incorporated



Typical Application (continued)

9.2.3 Application Curves

Operation of the devices at these or any other conditions beyond those indicated under (1) is not implied.



All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.



10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal must have a good bypass capacitor to prevent power disturbance. TI recommends a 0.1- μ F capacitor for devices with a single supply. If there are multiple VCC terminals, then TI recommends a 0.01- μ F or 0.022- μ F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor must be installed as close as possible to the power terminal for best results.

11 Layout

11.1 Layout Guidelines

Inputs must never float when using multiple bit logic devices. In many cases, functions or parts of functions of digital logic devices are unused. For example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever makes more sense or is more convenient. Floating outputs is generally acceptable, unless the part is a transceiver.

11.2 Layout Example




Figure 19. Layout Recommendation




Figure 20. Trace Example



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2003-2016, Texas Instruments Incorporated

www.ti.com 28-Sep-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV123ATPWRG4Q1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV123AQ	Samples
SN74LV123ATPWRQ1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV123AQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 28-Sep-2021

OTHER QUALIFIED VERSIONS OF SN74LV123A-Q1:

Catalog : SN74LV123A

● Enhanced Product : SN74LV123A-EP

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product


• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV123ATPWRG4Q1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV123ATPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV123ATPWRG4Q1	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV123ATPWRQ1	TSSOP	PW	16	2000	356.0	356.0	35.0



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Monostable Multi-vibrator category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below:

NLV74HC4538ADR2G CD4538-HXY CD4538SA16.TR CD14538BM96-JSM COS4047B CD4528BM/TR LTC6993HS6-2#TRPBF SN74HC123N(LX) SN74LVC1G123DCT(LX) SN74LVC1G123DCU(LX) TC74HC4538AP(F) 74VHC123AMTC TC74HC4538AF(F) TC74HC123APNEWF CD74HC123E 74AHC123ABQ-Q100X 74HCT4538PW,118 74HC123D.653 NTE74123 HEF4538BT.653 74VHC123AFT(BJ) LTC6993CS6-2#TRMPBF LTC6993CS6-1#TRMPBF 74VHC123AMX HEF4047BT,653 TC4538BP(N,F) 74LVC1G123GS,115 NTE4047BT NTE4528BT NTE4538B NTE4047B NTE4528B NTE74LS122 74HC221D,652 74HC4538N,652 74AHC123ABQ,115 74AHC123AD,118 74AHC123AD-Q100J 74AHC123APW,118 74AHCT123ABQ,115 74AHCT123AD,118 74HC123PW,118 74HC123PW,118 74HC123PW,118 74HC123PW,118 74HC123PW,118 74HC123PW,118 74HC123PW,118 74HC123PW,118 74HC123PW,118 74HC423D