


SCES814-SEPTEMBER 2010

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

Check for Samples: SN74LV125A-Q1

FEATURES

- Qualified for Automotive Applications
- 2-V to 5.5-V V_{CC} Operation
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- I_{off} Supports Partial-Power-Down Mode Operation



DESCRIPTION

The SN74LV125A-Q1 quadruple bus buffer gate is designed for 2-V to 5.5-V V_{CC} operation.

This device features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is high.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

ORDERING INFORMATION

T _A	PACK	AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	QFN – RGY	Reel of 3000	SN74LV125AQRGYRQ1	LV125Q

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCES814-SEPTEMBER 2010

FUNCTION TABLE (EACH BUFFER)								
INP	OUTPUT							
OE	Α	Y						
L	Н	н						

LOGIC DIAGRAM (POSITIVE LOGIC)

L


Х


L

Ζ

L

н





ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾	-0.5	7	V	
Vo	Voltage range applied to any output in the high-impe	-0.5	7	V	
Vo	Output voltage range ⁽²⁾ (3)		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current	$V_{O} = 0$ to V_{CC}		±35	mA
	Continuous current through V _{CC} or GND			±70	mA
θ_{JA}	Package thermal impedance ⁽⁴⁾	RGY package		47	°C/W
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 5.5 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-5.



SCES814-SEPTEMBER 2010

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT	
V _{CC}	Supply voltage		4.5	5.5	V	
		$V_{CC} = 2 V$	1.5			
		V_{CC} = 2.3 V to 2.7 V	V _{CC} x 0.7		V	
VIH	High-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	V _{CC} x 0.7		V	
		V_{CC} = 4.5 V to 5.5 V	V _{CC} x 0.7			
		$V_{CC} = 2 V$		0.5		
v	Low level input voltoge	V_{CC} = 2.3 V to 2.7 V		V _{CC} x 0.3	V	
VIL	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		V _{CC} x 0.3	v	
		V_{CC} = 4.5 V to 5.5 V		V _{CC} x 0.3		
VI	Input voltage		0	5.5	V	
Vo	Output voltage	High or low state	0	V _{CC}	V	
	Ouput voltage	3-state	0	5.5	v	
		$V_{CC} = 2 V$		-50		
	High-level output current	V_{CC} = 2.3 V to 2.7 V	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		mA	
I _{OH}	High-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		-8	mA	
		V_{CC} = 4.5 V to 5.5 V		-16		
		$V_{CC} = 2 V$		50		
	Low-level output current	V_{CC} = 2.3 V to 2.7 V		2		
I _{OL}		V_{CC} = 3 V to 3.6 V		8	mA	
		V_{CC} = 4.5 V to 5.5 V		16		
		V_{CC} = 2.3 V to 2.7 V		200		
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 3 V \text{ to } 3.6 V$		100		
		V_{CC} = 4.5 V to 5.5 V		20		
T _A	Operating free-air temperature		-40	125	°C	

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT		
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1					
N	$I_{OH} = -2 \text{ mA}$	2.3 V	2			V		
V _{OH}	$I_{OH} = -8 \text{ mA}$	3 V	2.48			v		
	I _{OH} = -16 mA	4.5 V	3.8					
	I _{OL} = 50 μA	2 V to 5.5 V			0.1			
	I _{OH} = 2 mA	2.3 V			0.4	V		
V _{OL}	I _{OH} = 8 mA	3 V			0.44	v		
	I _{OL} = 16 mA	4.5 V			0.55			
I _I	$V_I = 5.5 V \text{ or GND}$	0 to 5.5 V			±1	μA		
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±5	μA		
I _{CC}	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	5.5 V			20	μA		
I _{off}	$V_{\rm I}$ or $V_{\rm O}$ = 0 to 5.5 V	0			5	μA		
0		3.3 V		1.6		~ Г		
Ci	$V_{I} = V_{CC}$ or GND	5 V	1.6			pF		

Copyright © 2010, Texas Instruments Incorporated

SCES814-SEPTEMBER 2010

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO	LOAD CAPACITANCE	T _A =25°C	T _{A=} -40°C to 125°C	UNIT
	(INFUT)	(OUTPUT)	CAPACITANCE	MIN TYP MAX	MIN MAX	
t _{pd}	A	Y		8.7 16.5	1 18.5	ns
t _{en}	OE	Y	C = 50 pF	8.8 16.5	1 18.5	ns
t _{dis}	OE	Y	C _L = 50 pF	7.3 18.2	1 20.5	ns
t _{sk(o)}				2		ns

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO	LOAD CAPACITANCE	T _A = 25°	с	T _{A=} -40°C to 1	UNIT	
		(OUTPUT)	CAPACITANCE	MIN TYP	MAX	MIN	MAX	
t _{pd}	А	Y		6.1	11.5	1	13	ns
t _{en}	OE	Y		6.2	11.5	1	13	ns
t _{dis}	OE	Y	C _L = 50 pF	5.5	13.2	1	15	ns
t _{sk(o)}					1.5			ns

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CC} = 5 V \pm 0.5 V$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	LOAD CAPACITANCE	T _A =25°C	T _{A=} -40°C to 125°C	UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN TYP MA	X MIN MAX	
t _{pd}	A	Y		4.3 7.	5 10	ns
t _{en}	OE	Y		4.4 7.	1 10	ns
t _{dis}	OE	Y	C _L = 50 pF	4 8	8 11	ns
t _{sk(o)}					1	ns



SCES814-SEPTEMBER 2010

NOISE CHARACTERISTICS⁽¹⁾

V _{CC} = 3.3 V, C _L = 50 pF, T _A = 25°C										
		MIN	TYP	MAX	UNIT					
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.4	0.8	V					
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.3	-0.8	V					
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		3		V					
V _{IH(D)}	High-level dynamic input voltage	2.31			V					
V _{IL(D)}	Low-level dynamic input voltage			0.99	V					

(1) Characteristics are for surface-mount packages only.

OPERATING CHARACTERISTICS

T۸	=	25°C


	PARAMETER	TEST CC	NDITIONS	V _{cc}	TYP	UNIT	
C _{pd}	Devues dissinction consultance	Outputs see blad	$C_{1} = 50$	f = 10	3.3 V	15.5	- 6
	Power dissipation capacitance	Outputs enabled	pF,	MHz	5 V	17.6	pF

SN74LV125A-Q1

TEXAS INSTRUMENTS

SCES814-SEPTEMBER 2010

www.ti.com



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristicsPRR ≤ 1 MHz, Z_Q = 50 Ω, t_f ≤ 3 ns, t_f ≤ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tpl γ and tpH γ are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpHL and tpLH are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuits and Voltage Waveforms

6



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV125AQRGYRQ1	ACTIVE	VQFN	RGY	14	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	LV125Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV125A-Q1 :



PACKAGE OPTION ADDENDUM

10-Dec-2020


• Catalog: SN74LV125A


NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product




TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV125AQRGYRQ1	VQFN	RGY	14	2000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All	dimensions	are	nominal
------	------------	-----	---------

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LV125AQRGYRQ1	VQFN	RGY	14	2000	356.0	356.0	35.0	

MECHANICAL DATA



- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- earrow Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Buffers & Line Drivers category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below :

LXV200-024SW 74AUP2G34FW3-7 HEF4043BP NL17SG125DFT2G NLU1GT126CMUTCG CD4041UBE 54FCT240CTDB 74HCT540N DS14C88N 070519XB NL17SZ07P5T5G 74LVC2G17FW4-7 CD4502BE 5962-8982101PA 61446R00 NL17SH17P5T5G NLV37WZ17USG 74HCT126T14-13 74VHC9126FT(BJ) RHRXH162244K1 74AUP1G34FW5-7 74AUP1G07FW5-7 74LVC1G126FW4-7 74LVC2G126RA3-7 74LVCE1G125FZ4-7 54FCT240TLB NLX3G16DMUTCG NLX2G06AMUTCG LE87100NQCT LE87285NQC LE87290YQC LE87290YQCT 74AUP1G125FW5-7 NLU2G16CMUTCG MC74LCX244MN2TWG NL17SG17P5T5G NLV74HC125ADR2G NLVHCT245ADTR2G NLVVHC1G126DFT2G EL5623IRZ ISL15102AIRZ-T13 ISL1539IRZ-T13 MC100EP17MNG MC74HCT365ADR2G MC74LCX244ADTR2G NL27WZ126US NL37WZ16US NLU1G07MUTCG NLU2G07MUTCG NLX3G17BMX1TCG