







SN74LV244A

ZHCSRA1P - SEPTEMBER 1997 - REVISED JANUARY 2023

# SN74LV244A 具有三态输出的八路缓冲器和驱动器

# 1 特性

- V<sub>CC</sub> 工作范围为 2V 至 5.5V
- 5V 时 t<sub>pd</sub> 最大值为 6.5 ns
- V<sub>OLP</sub>(输出接地反弹)典型值 小于 0.8V (  $V_{CC} = 3.3V$  ,  $T_A = 25^{\circ}C$  )
- V<sub>OHV</sub> (输出 V<sub>OH</sub> 下冲)典型值 大于 2.3 V ( V<sub>CC</sub> = 3.3V , T<sub>A</sub> = 25°C )
- 支持所有端口上的混合模式电压运行
- loff 支持局部断电模式运行
- 闩锁性能超过 250mA, 符合 JESD 17 规范

## 2 应用

- 服务器和网络交换机
- LED 显示屏
- 电信基础设施
- 电机驱动控制板

# 3 说明


SN74LV244A 八路缓冲器和线路驱动器在 2V 至 5.5V V<sub>CC</sub> 电压下运行。


SN74LV244A 器件专门设计用于提高三态存储器地址 驱动器、时钟驱动器以及总线导向接收器和发射器的性 能和密度。这些器件配置为两个具有独立输出使能 (OE) 输入的 4 位线路驱动器。

封装信息(1)

器件型号	封装	封装尺寸(标称值)
	DGV (TVSOP, 20)	5.00mm × 4.40mm
	DW ( SOIC , 20 )	12.80mm × 7.50mm
	NS ( SO , 20 )	12.60mm × 5.30mm
	PW ( TSSOP , 20 )	6.50mm × 4.40mm
SN74LV244A	RGY ( VQFN , 20 )	4.50mm × 3.50mm
	RKS ( VQFN , 20 )	4.50mm × 2.50mm
	DGS ( VSSOP , 20 )	5.10mm × 3.00mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。





逻辑图(正逻辑)



# **Table of Contents**

<b>1</b> 特性 1	8.1 Overview	11
2 应用	8.2 Functional Block Diagram	11
	8.3 Feature Description	11
4 Revision History2	8.4 Device Functional Modes	12
5 Pin Configuration and Functions3	9 Application and Implementation	13
6 Specifications4	9.1 Application Information	
6.1 Absolute Maximum Ratings4	9.2 Typical Application	
6.2 ESD Ratings	9.3 Power Supply Recommendations	
6.3 Recommended Operating Conditions5	9.4 Layout	
6.4 Thermal Information5	10 Device and Documentation Support	
6.5 Electrical Characteristics	10.1 Documentation Support	
6.6 Noise Characteristics	<b>10.2</b> 接收文档更新通知	
6.7 Operating Characteristics	10.3 支持资源	
6.8 Switching Characteristics: V <sub>CC</sub> = 2.5 V ± 0.2 V8	10.4 Trademarks	
6.9 Switching Characteristics: V <sub>CC</sub> = 3.3 V ± 0.3 V8	10.5 静电放电警告	
6.10 Switching Characteristics: $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$ 8	10.6 术语表	
6.11 Typical Characteristics9		17
7 Parameter Measurement Information	11 Mechanical, Packaging, and Orderable Information	17
8 Detailed Description11	miormation	17
o Detailed Description		

# **4 Revision History**

注:以前版本的页码可能与当前版本的页码不同

C	nanges from Revision O (November 2022) to Revision P (January 2023)	Page
•	向数据表添加了 DGS 封装信息	1
C	hanges from Revision N (September 2015) to Revision O (December 2022)	Page
•	更新了整个文档中的表格、图和交叉参考的编号格式	1
•	向数据表中添加了 RKS 封装	
•	Updated the Typical Characteristics section	9
•	Added the Balanced CMOS 3-State Outputs, Standard CMOS Inputs, Partial Power Down (Ioff), and	Clamp
	Diode Structure sections	•
•	Removed the Design Requirements section	13
•	Added the Power Considerations, Input Considerations, and Output Considerations sections	13
•	Updated the Power Supply Recommendations section	16
•	Updated the Layout Guidelines and Layout Example section	16
C	hanges from Revision M (June 2013) to Revision N (September 2015)	Page
•	添加了 <i>器件信息</i> 表、 <i>引脚功能</i> 表、 <b>ESD</b> 等级 表、热性能信息 表、详细说明 部分、应用和实施 部分	 、 <i>电源相</i>
	<i>关建议</i> 部分、布局部分、器件和文档支持部分,以及机械、封装和可订购信息部分	
•	Removed the $T_A = -40^{\circ}$ C to 85°C test conditions with the same values as the $T_A = -40^{\circ}$ C to 125°C	C
	Recommended test conditions in the Electrical Characteristics and Switching Characteristics tables	<mark>7</mark>
•	Removed the word 'Recommended' in the $T_A = -40^{\circ}$ C to 125°C Recommended test conditions in the	he
	Electrical Characteristics and Switching Characteristics tables	<mark>7</mark>

Submit Document Feedback



# **5 Pin Configuration and Functions**



图 5-1. DB, DGV, DW, NS, PW, or DGS Package, 20-Pin SSOP, TVSOP, SOIC, SO, TSSOP, or VSSOP (Top View)




图 5-2. RGY and RKS Package, 20-Pin VQFN With Exposed Thermal Pad (Top View)

表 5-1. Pin Functions

PIN TYPE(1)		TVDE(1)	DECODINATION
NAME	NO.	IYPE	DESCRIPTION
1A1	2	ı	Input
1A2	4	I	Input
1A3	6	I	Input
1A4	8	I	Input
1 ŌĒ	1	I	Output enable
1Y1	18	0	Output
1Y2	16	0	Output
1Y3	14	0	Output
1Y4	12	0	Output
2A1	11	I	Input
2A2	13	I	Input
2A3	15	I	Input
2A4	17	I	Input
2 ŌE	19	I	Output enable
2Y1	9	0	Output
2Y2	7	0	Output
2Y3	5	0	Output
2Y4	3	0	Output
GND	10	_	Ground
V <sub>CC</sub>	20	_	Power pin
Thermal pad <sup>(2)</sup>		_	The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply.

<sup>(1)</sup> Signal Types: I = Input, O = Output, I/O = Input or Output

<sup>(2)</sup> RKS package only

# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		- 0.5	7	V
VI	Input voltage <sup>(2)</sup>		- 0.5	7	V
Vo	Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup>			7	V
Vo	Output voltage <sup>(2) (3)</sup>	- 0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		- 20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		- 50	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±35	mA
	Continuous current through V <sub>CC</sub> or GND			±70	mA
T <sub>j</sub>	Junction temperature		- 65	150	°C
T <sub>stg</sub>	Storage temperature	- 65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V	SD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Liectiostatic discriarge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	V

Product Folder Links: SN74LV244A

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> This value is limited to 5.5-V maximum.

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.



# **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	High laveling wheels	V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.7		\ /
	V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> × 0.7		V	
		V <sub>CC</sub> = 4.5 V to 5.5 V	V <sub>CC</sub> × 0.7		
		V <sub>CC</sub> = 2 V		2 5.5 1.5 / <sub>CC</sub> × 0.7 / <sub>CC</sub> × 0.7	
.,	Law lawel input walterns	V <sub>CC</sub> = 2.3 V to 2.7 V		V <sub>CC</sub> × 0.3	V
V <sub>I</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		V <sub>CC</sub> × 0.3	V
		V <sub>CC</sub> = 4.5 V to 5.5 V		V <sub>CC</sub> × 0.3	
VI	Input voltage		0	5.5	V
\	Output voltage	High or low state	0	V <sub>CC</sub>	V
v <sub>O</sub>		3-state	0	5.5	V
		V <sub>CC</sub> = 2 V		- 50	μA
		V <sub>CC</sub> = 2.3 V to 2.7 V		- 2	
ІОН	$\begin{array}{c} & V_{\rm CC} = 2 \ V & 1.5 \\ \hline V_{\rm CC} = 2.3 \ V \ to \ 2.7 \ V & V_{\rm CC} \times 0.7 \\ \hline V_{\rm CC} = 2.3 \ V \ to \ 3.6 \ V & V_{\rm CC} \times 0.7 \\ \hline V_{\rm CC} = 3.4 \ V \ to \ 5.5 \ V & V_{\rm CC} \times 0.7 \\ \hline V_{\rm CC} = 2.4 \ V \ to \ 5.5 \ V & V_{\rm CC} \times 0.7 \\ \hline V_{\rm CC} = 2.2 \ V & V_{\rm CC} \times 0.7 \\ \hline V_{\rm CC} = 2.3 \ V \ to \ 3.6 \ V & V_{\rm CC} \times 0.7 \\ \hline V_{\rm CC} = 3.0 \ V \ to \ 3.6 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 3.0 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 3.0 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 2.3 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 2.3 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 2.3 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 2.3 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 2.3 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 2.3 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 2.3 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 2.3 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 2.3 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 2.3 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 2.3 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 2.3 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 2.3 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 2.3 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 2.3 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 2.3 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 2.3 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 2.3 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 2.3 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 3.0 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 3.0 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 3.0 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 3.0 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 3.0 \ V \ to \ 5.5 \ V & V_{\rm CC} \\ \hline V_{\rm CC} = 3.0 \ V \ to \ 5.5 \ V \\ \hline V_{\rm CC} = 3.0 \ V \ to \ 5.5 \ V \\ \hline V_{\rm CC} = 3.0 \ V \ to \ 5.5 \ V \\ \hline V_{\rm CC} = 3.0 \ V \ to \ 5.5 \ V \\ \hline V_{\rm CC} = 3.0 \ V \ to \ 5.5 \ V \\ \hline V_{\rm CC} = 3.0 \ V \ to \ 5.5 \ V \\ \hline V_{\rm CC} = 3.0 \ V \ to \ 5.5 \ V \ to \ 5.5 \ V \\ \hline V_{\rm CC} = 3.0 \ V \ to \ 5.5 \ V \ to \ 5.5 \ V \\ \hline V_{\rm CC} = 3.0 \ V \ to \ 5.5 \ V \ to$	- 8	mA		
		V <sub>CC</sub> = 4.5 V to 5.5 V		- 16	
		V <sub>CC</sub> = 2 V		50	μA
		V <sub>CC</sub> = 2.3 V to 2.7 V		2	
V <sub>O</sub>	Low-level output current	V <sub>CC</sub> = 3 V to 3.6 V		8	mA
		V <sub>CC</sub> = 4.5 V to 5.5 V		16	
		V <sub>CC</sub> = 2.3 V to 2.7 V		200	
Δ <b>t/</b> Δ <b>ν</b>	/ Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V		100	ns/V
		V <sub>CC</sub> = 4.5 V to 5.5 V		20	
T <sub>A</sub>	Operating free-air temperature	'	- 40	125	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.

## **6.4 Thermal Information**

		SN74LV244A								
THERMAL METRIC <sup>(1)</sup>		DB (SSOP)	DGV (TVSOP)	DW (SOIC)	NS (SO)	PW (TSSOP)	RGY (VQFN)	RKS (VQFN)	DGS (VSSOP)	UNIT
		20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	
R <sub>θ JA</sub>	Junction-to-ambient thermal resistance	94.7	115.9	79.4	76.9	102.6	34.9	75.2	125.5	°C/W
R <sub>θ</sub> JC(top)	Junction-to-case (top) thermal resistance	56.7	31.1	43.8	43.4	36.7	43.1	79.4	80.0	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	49.9	57.4	47.2	44.5	53.6	12.7	47.8	63.8	°C/W
ψ JT	Junction-to-top characterization parameter	18.7	1.0	18.8	17.0	2.4	0.9	14.6	8.4	°C/W
ψ ЈВ	Junction-to-board characterization parameter	49.5	56.7	46.7	44.1	53.1	12.8	47.8	79.9	°C/W

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



			SN74LV244A							
	THERMAL METRIC(1)	DB (SSOP)	DGV (TVSOP)	DW (SOIC)	NS (SO)	PW (TSSOP)	RGY (VQFN)	RKS (VQFN)	DGS (VSSOP)	UNIT
		20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	7.8	31.5	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## **6.5 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
		I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> - 0.1			
V <sub>OH</sub>	High level output voltage	I <sub>OH</sub> = -2 mA	2.3 V	2			V
		I <sub>OH</sub> = -8 mA	3 V	2.48			
		I <sub>OH</sub> = 16 mA	4.5 V	3.8			
		I <sub>OL</sub> = 50 μA	2 V to 5.5 V			0.1	
V <sub>OL</sub>	Low level output voltage	I <sub>OL</sub> = 2 mA	2.3 V			0.4	V
		I <sub>OL</sub> = 8 mA	3 V			0.44	
		I <sub>OL</sub> = 16 mA	4.5 V			0.55	
I	Input leakage current	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±1	μA
I <sub>OZ</sub>	Off-State (High-Impedance State) Output Current (of a 3-State Output)	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±5	μA
I <sub>CC</sub>	Supply current	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20	μA
I <sub>off</sub>	Input/Output Power-Off Leakage Current	$V_{I}$ or $V_{O} = 0$ to 5.5 V	0			5	μA
Ci	Input capacitance	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		2.3		pF

## **6.6 Noise Characteristics**

 $V_{CC}$  = 3.3 V,  $C_L$  = 50 pF,  $T_A$  = 25° $C^{(1)}$ 

		MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic		0.55		V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic		- 0.5		V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic		2.9		V
$V_{IH(D)}$	High-level dynamic input voltage	2.31			V
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V

<sup>(1)</sup> Characteristics are for surface-mount packages only.

# **6.7 Operating Characteristics**

T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	TYP	UNIT
C . Power dissination canacitance	C <sub>1</sub> = 50 pF f = 10 MHz	3.3 V	14	pF	
Opd	Power dissipation capacitance	OL - 30 pr 1 - 10 WI12	5 V	16	ρı

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

# 6.8 Switching Characteristics: $V_{CC}$ = 2.5 V ± 0.2 V

over operating free-air temperature range (unless otherwise noted), (see 🗵 7-1)

PARAMETE FROM		то	LOAD		25°C		- 40°	UNIT		
R	(INPUT)	(OUTPUT)	CAP	MIN	TYP	MAX	MIN	TYP	MAX	
	А	Υ	C <sub>L</sub> = 15 pF		7.5	12.5	1		15	20
t <sub>pd</sub>	A	,	C <sub>L</sub> = 50 pF		9.5	15.3	1		18	ns
	ŌĒ	Υ	C <sub>L</sub> = 15 pF		8.9	14.6	1		17	200
t <sub>en</sub>	OE .	1	C <sub>L</sub> = 50 pF		10.8	17.8	1		21	ns
	OF.	Y	C <sub>L</sub> = 15 pF		9.1	14.1	1		16	200
t <sub>dis</sub>	ŌĒ Y	C <sub>L</sub> = 50 pF		13.4	19.2	1		21	ns	
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF			2			2	ns

# 6.9 Switching Characteristics: $V_{CC}$ = 3.3 V $\pm$ 0.3 V

over operating free-air temperature range (unless otherwise noted), (see 🗵 7-1)

PARAMETE	FROM	то	TO LOAD				- 40°			
R	(INPUT)	(OUTPUT)	CAP	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	Δ.	Y	C <sub>L</sub> = 15 pF		5.4	8.4	1		10	
t <sub>pd</sub>	А	Ť	C <sub>L</sub> = 50 pF		6.8	11.9	1		13.5	ns
+	ŌĒ	OF Y	C <sub>L</sub> = 15 pF		6.3	10.6	1		12.5	20
t <sub>en</sub>	OE	T T	C <sub>L</sub> = 50 pF		7.8	14.1	1		16	ns
	ŌĒ	Y	C <sub>L</sub> = 15 pF		7.6	11.7	1		13	
t <sub>dis</sub>	GE Y	C <sub>L</sub> = 50 pF		11	16	1		18	ns	
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF			1.5			1.5	ns


# 6.10 Switching Characteristics: $V_{CC}$ = 5 V ± 0.5 V

over operating free-air temperature range (unless otherwise noted), (see 🗵 7-1)

PARAMETE	FROM	то			- 40°		UNIT			
R	(INPUT)	(OUTPUT)	CAP	MIN	TYP	MAX	MIN	TYP I	ИΑХ	ONIT
<b>+</b> .	А	Y	C <sub>L</sub> = 15 pF		3.9	5.5	1		6.5	ns
t <sub>pd</sub>	^	ĭ	C <sub>L</sub> = 50 pF		4.9	7.5	1		8.5	115
+	ŌĒ	Υ	C <sub>L</sub> = 15 pF		4.5	7.3	1		8.5	ns
t <sub>en</sub>	OL	'	C <sub>L</sub> = 50 pF		5.6	9.3	1		10.5	115
<b>t</b>	ŌĒ	Υ	C <sub>L</sub> = 15 pF		6.5	12.2	1		13.5	ne
t <sub>dis</sub>	OL 1	C <sub>L</sub> = 50 pF		8.8	14.2	1		15.5	ns	
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF			1			1	ns


Product Folder Links: SN74LV244A

# 6.11 Typical Characteristics





### 7 Parameter Measurement Information



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r \leq$  3 ns,  $t_r \leq$  3 ns
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

图 7-1. Load Circuit and Voltage Waveforms

Submit Document Feedback


Copyright © 2023 Texas Instruments Incorporated

# 8 Detailed Description

#### 8.1 Overview

The SN74LV244 devices are octal buffers grouped in fours, with each group having its own enable pin. The LV family supports high current drive of about 16 mA, thus making it suitable for driving digital signals over longer board lengths. This device is generally used to buffer or incorporate delays between the signals between two microcontroller or peripheral devices.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-state outputs. Driving high, driving low, and high impedance are the three states that these outputs can be in. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device can drive larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance mode, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up or pull-down resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a  $10-k \Omega$  resistor can be used to meet these requirements.

Unused 3-state CMOS outputs should be left disconnected.

#### 8.3.2 Standard CMOS Inputs

This device includes standard CMOS inputs. Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law  $(R = V \div I)$ .

Standard CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in *Implications of Slow or Floating CMOS Inputs*.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

Do not leave standard CMOS inputs floating at any time during operation. Unused inputs must be terminated at  $V_{CC}$  or GND. If a system will not be actively driving an input at all times, then a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; a  $10-k\Omega$  resistor, however, is recommended and will typically meet all requirements.

## 8.3.3 Partial Power Down (Ioff)

This device includes circuitry to disable all outputs when the supply pin is held at 0 V. When disabled, the outputs will neither source nor sink current, regardless of the input voltages applied. The amount of leakage current at each output is defined by the I<sub>off</sub> specification in the *Electrical Characteristics* table.

#### 8.3.4 Clamp Diode Structure

8-1 shows the inputs and outputs to this device have negative clamping diodes only.

#### CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




图 8-1. Electrical Placement of Clamping Diodes for Each Input and Output

#### 8.4 Device Functional Modes

The SN74LV244A devices are organized as two 4-bit line drivers with separate output-enable  $(\overline{OE})$  inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down,  $\overline{OE}$  must be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

INPU	OUTPUTS <sup>(2)</sup>	
ŌĒ	A	Υ
L	L	L
L	Н	Н
Н	Х	Z

表 8-1. Function Table

(1) H = High Voltage Level, L = Low Voltage Level, X = Do Not Care

(2) H = Driving High, L = Driving Low, Z = High Impedance State

# 9 Application and Implementation

#### 备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

## 9.1 Application Information

The SN74LV244A device can be used as an 8-channel buffer to drive signals from one controller to another device. Buffers are typically used for signals running on long traces on printed circuit boards or going through connectors linking two printed circuit boards together. Buffers are also used to create delay between the lines to match the edges of two clock or data signals. The high-current capability of the SN74LV244A device also allows a controller to drive LEDs up to 16 mA.

# 9.2 Typical Application




图 9-1. Typical Application Diagram

#### 9.2.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LV244A plus the maximum static supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through  $V_{CC}$  listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LV244A plus the maximum supply current, I<sub>CC</sub>, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74LV244A can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN74LV244A can drive a load with total resistance described by  $R_L \geqslant V_O / I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the  $V_{CC}$  pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear* and Logic (SLL) Packages and Devices.

## CAUTION

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

#### 9.2.2 Input Considerations

Input signals must cross  $V_{IL(max)}$  to be considered a logic LOW, and  $V_{IH(min)}$  to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74LV244A (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10-k $\Omega$  resistor value is often used due to these factors.

The SN74LV244A has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

#### 9.2.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V<sub>CC</sub> or ground.

Refer to the Feature Description section for additional information regarding the outputs for this device.

#### 9.2.4 Detailed Design Procedure

- Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the *Layout* section
- 2. Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; it will, however, ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74LV244A to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_{O(max)})$   $\Omega$ . This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in M  $\Omega$ ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

#### 9.2.5 Application Curve




图 9-2. SN74LV244A Transient response

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

# 9.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Absolute Maximum Ratings* section. Each  $V_{CC}$  terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1-  $\mu$  F capacitor; if there are multiple  $V_{CC}$  terminals, then TI recommends a 0.01-  $\mu$  F or 0.022-  $\mu$  F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1  $\mu$  F and 1  $\mu$  F are commonly used in parallel. The bypass capacitor must be installed as close as possible to the power terminal for best results.

#### 9.4 Layout

#### 9.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

#### 9.4.2 Layout Example




图 9-3. Layout Example for the SN74LV244A in the RKS Package

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

# 10 Device and Documentation Support

# **10.1 Documentation Support**

#### 10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation
- Texas Instruments, Implications of Slow or Floating CMOS Inputs application notes
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices

## 10.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

## 10.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 10.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 10.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 10.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated





www.ti.com 13-Feb-2023

# **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV244ADBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Samples
SN74LV244ADBRE4	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Samples
SN74LV244ADBRG4	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Samples
SN74LV244ADGSR	ACTIVE	VSSOP	DGS	20	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L244A	Samples
SN74LV244ADGVR	ACTIVE	TVSOP	DGV	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Samples
SN74LV244ADW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Samples
SN74LV244ADWE4	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Samples
SN74LV244ADWG4	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Samples
SN74LV244ADWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Samples
SN74LV244ADWRG4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Samples
SN74LV244ANSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV244A	Samples
SN74LV244APW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Samples
SN74LV244APWG4	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Samples
SN74LV244APWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	LV244A	Samples
SN74LV244APWRE4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Samples
SN74LV244APWRG3	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LV244A	Samples
SN74LV244APWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Samples
SN74LV244APWT	ACTIVE	TSSOP	PW	20	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Samples
SN74LV244ARGYR	ACTIVE	VQFN	RGY	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV244A	Samples
SN74LV244ARKSR	ACTIVE	VQFN	RKS	20	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Samples

**PACKAGE OPTION ADDENDUM** 

www.ti.com 13-Feb-2023

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LV244A:

Automotive: SN74LV244A-Q1

• Enhanced Product : SN74LV244A-EP

NOTE: Qualified Version Definitions:



# **PACKAGE OPTION ADDENDUM**


www.ti.com 13-Feb-2023

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications



www.ti.com 14-Feb-2023


## TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV244ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LV244ADGSR	VSSOP	DGS	20	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
SN74LV244ADGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV244ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LV244ANSR	so	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LV244APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LV244APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV244APWRG3	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV244APWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LV244APWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV244ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
SN74LV244ARKSR	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1



www.ti.com 14-Feb-2023




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV244ADBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74LV244ADGSR	VSSOP	DGS	20	5000	356.0	356.0	35.0
SN74LV244ADGVR	TVSOP	DGV	20	2000	356.0	356.0	35.0
SN74LV244ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LV244ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LV244APWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74LV244APWR	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74LV244APWRG3	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74LV244APWRG4	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74LV244APWT	TSSOP	PW	20	250	356.0	356.0	35.0
SN74LV244ARGYR	VQFN	RGY	20	3000	356.0	356.0	35.0
SN74LV244ARKSR	VQFN	RKS	20	3000	210.0	185.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Feb-2023


## **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LV244ADW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LV244ADWE4	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LV244ADWG4	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LV244APW	PW	TSSOP	20	70	530	10.2	3600	3.5
SN74LV244APWG4	PW	TSSOP	20	70	530	10.2	3600	3.5





#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



2.5 x 4.5, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com






#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



3.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FGLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Buffers & Line Drivers category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below:

LXV200-024SW 74AUP2G34FW3-7 HEF4043BP NL17SG125DFT2G NLU1GT126CMUTCG CD4041UBE 54FCT240CTDB

74HCT540N DS14C88N 070519XB NL17SZ07P5T5G 74LVC2G17FW4-7 CD4502BE 5962-8982101PA 61446R00 NL17SH17P5T5G

NLV37WZ17USG 74HCT126T14-13 74VHC9126FT(BJ) RHRXH162244K1 74AUP1G34FW5-7 74AUP1G07FW5-7 74LVC1G126FW4-7

74LVC2G126RA3-7 74LVCE1G125FZ4-7 54FCT240TLB NLX3G16DMUTCG NLX2G06AMUTCG LE87100NQCT LE87285NQC

LE87290YQC LE87290YQCT 74AUP1G125FW5-7 NLU2G16CMUTCG MC74LCX244MN2TWG NL17SG17P5T5G

NLV74HC125ADR2G NLVHCT245ADTR2G NLVVHC1G126DFT2G EL5623IRZ ISL15102AIRZ-T13 ISL1539IRZ-T13

MC100EP17MNG MC74HCT365ADR2G MC74LCX244ADTR2G NL27WZ126US NL37WZ16US NLU1G07MUTCG NLU2G07MUTCG NLX3G17BMX1TCG