











SN54LVC374A, SN74LVC374A

SCAS296O - JANUARY 1993-REVISED JULY 2014

SNx4LVC374A Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs

Features

- Operate From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 6.5 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) $<0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

2 Applications

- Electronic Points of Sale
- TV Set-top Boxes
- Infotainment
- Servers
- **Appliances**

Description

The SN54LVC374A octal edge-triggered D-type flipflop is designed for 2.7-V to 3.6-V V_{CC} operation, and the SN74LVC374A octal edge-triggered D-type flipflop is designed for 1.65-V to 3.6-V V_{CC} operation.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
	PDIP (20)	25.40 mm x 6.35 mm				
	VQFN (20)	4.50 mm x 3.50 mm				
SNx4LVC374A	SOIC (20)	12.80 mm x 7.50 mm				
	SSOP (20)	7.20 mm x 5.30 mm				
	TVSOP (20)	5.00 mm x 4.40 mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents

1	Features 1	8	Parameter Measurement Information	10
2	Applications 1	9	Detailed Description	11
3	Description 1		9.1 Overview	
4	Simplified Schematic1		9.2 Functional Block Diagram	<mark>1</mark> 1
5	Revision History2		9.3 Feature Description	<mark>1</mark> 1
6	Pin Configuration and Functions		9.4 Device Functional Modes	1 1
7	Specifications4	10	Applications and Implementation	12
•	7.1 Absolute Maximum Ratings		10.1 Application Information	12
	7.2 Handling Ratings		10.2 Typical Application	12
	7.3 Recommended Operating Conditions	11	Power Supply Recommendations	13
	7.4 Thermal Information	12	Layout	13
	7.5 Electrical Characteristics		12.1 Layout Guidelines	13
	7.6 Timing Requirements, SN54LVC374A7		12.2 Layout Example	
	7.7 Timing Requirements, SN74LVC374A7	13		
	7.8 Timing Requirements, SN74LVC374A7		13.1 Related Links	
	7.9 Switching Characteristics, SN54LVC374A		13.2 Trademarks	
	7.10 Switching Characteristics, SN74LVC374A8		13.3 Electrostatic Discharge Caution	14
	7.11 Switching Characteristics, SN74LVC374A 8		13.4 Glossary	
	7.12 Operating Characteristics 8	14	Mechanical, Packaging, and Orderable	
	7.13 Typical Characteristics9		Information	14
	••			


5 Revision History

C	hanges from Revision N (May 2005) to Revision O	Page
•	Updated data sheet temperature range	1
•	Updated I _{off} bullet in Features list	1
•	Added Applications.	1
•	Added Pin Functions table	3
•	Added Handling Ratings table	4
•	Changed MAX operating temperature range from 85°C to 125°C in Recommended Operating Conditions table	5
•	Added Thermal Information table.	5
•	Added –40°C TO 125°C for SN74LVC374A to Electrical Characteristics table.	6
•	Added Timing Requirements table for SN74LVC374A at -40°C TO 125°C.	7
	Added Switching Characteristics table for SN74LVC374A -40°C TO 125°C.	
•		
•		
•		
•	Added Power Supply Recommendations and Layout sections	13




6 Pin Configuration and Functions


SN54LVC374A...J OR W PACKAGE SN74LVC374A...DB, DGV, DW, N, NS, OR PW PACKAGE (TOP VIEW)



SN74LVC374A . . . RGY PACKAGE (TOP VIEW)



SN54LVC374A . . . FK PACKAGE (TOP VIEW)



Pin Functions

P	IN	1/0	DESCRIPTION
NO.	NAME	I/O	DESCRIPTION
1	ŌE	I	Enable pin
2	1Q	0	Output 1
3	1D	I	Input 1
4	2D	I	Input 2
5	2Q	0	Output 2
6	3Q	0	Output 3
7	3D	I	Input 3
8	4D	I	Input 4
9	4Q	0	Output 4
10	GND	_	Ground pin
11	CLK	I	Clock
12	5Q	0	Output 5
13	5D	I	Input 5
14	6D	I	Input 6
15	6Q	0	Output 6
16	7Q	0	Output 7
17	7D	I	Input 7
18	8D	I	Input 8
19	8Q	0	Output 8
20	VCC	_	Power pin

Copyright © 1993–2014, Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	6.5	V
V_{I}	Input voltage range (2)		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-im	-0.5	6.5	V	
Vo	Voltage range applied to any output in the high or	low state	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		– 50	mA
I _{OK}	Output clamp current	V _O < 0		– 50	mA
Io	Continuous output current			±50	mA
	Continuous current through V _{CC} or GND			±100	mA

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions are not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	torage temperature range			
V	Flootroctatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	0	2	kV
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as 500 V
may actually have higher performance.

²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The value of V_{CC} is provided in the recommended operating conditions table.

⁽²⁾ JEĎEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as 250 V may actually have higher performance.



7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			SN54LVC	374A	SN74L\	/C374A		
			MIN	MAX	MIN	MAX	UNIT	
\/	Complement	Operating	2	3.6	1.65	3.6	V	
V_{CC}	Supply voltage	Data retention only	1.5		1.5		V	
		V _{CC} = 1.65 V to 1.95 V			0.65 × V _{CC}			
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$			1.7		V	
		V _{CC} = 2.7 V to 3.6 V	2		2			
		V _{CC} = 1.65 V to 1.95 V				0.35 × V _{CC}		
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$				0.7	V	
		V _{CC} = 2.7 V to 3.6 V		0.8		0.8		
VI	Input voltage		0	5.5	0	5.5	V	
.,	Output voltage	High or low state	0	V_{CC}	0	V_{CC}	V	
V _O		3-state	0	5.5	0	5.5	V	
		V _{CC} = 1.65 V				-4		
	High level output ourrest	V _{CC} = 2.3 V				-8	4	
I _{OH}	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12		-12	mA	
		V _{CC} = 3 V		-24		-24		
		V _{CC} = 1.65 V				4		
	I am land antoni amant	V _{CC} = 2.3 V				8	A	
l _{OL}	Low-level output current	V _{CC} = 2.7 V		12		12	mA	
		V _{CC} = 3 V		24		24		
Δt/Δν	Input transition rise or fall rate			10		10	ns/V	
T _A	Operating free-air temperature		-55	125	-40	125	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, (SCBA004).

7.4 Thermal Information

		SN74LVC374A	
	THERMAL METRIC ⁽¹⁾	PW	UNIT
		20 PIN	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	102.5	
R ₀ JCtop	Junction-to-case (top) thermal resistance	35.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	53.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.2	
ΨЈВ	Junction-to-board characterization parameter	52.9	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, (SPRA953).

Copyright © 1993–2014, Texas Instruments Incorporated

Product Folder Links: SN54LVC374A SN74LVC374A



7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

			CNEA	I VC274A		SN74	LVC374A		SI	N74LVC374A		
PARAMETER	TEST CONDITIONS	V _{cc}	V _{CC} SN54LVC374A			-40°C TO 85°C			-40	0°C TO 125°C		UNIT
			MIN	TYP ⁽¹⁾	MAX	MIN	TYP ⁽¹⁾	MAX	MIN	TYP ⁽¹⁾	MAX	
	1. 400.00	1.65 V to 3.6 V				V _{CC} - 0.2			V _{CC} - 0.2			
	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} - 0.2									
V_{OH}	I _{OH} = -4 mA	1.65 V				1.2			1.20			V
VOH	$I_{OH} = -8 \text{ mA}$	2.3 V				1.7			1.70			•
	I 42 m A	2.7 V	2.2			2.2			2.20			
	$I_{OH} = -12 \text{ mA}$	3 V	2.4			2.4			2.40			
	I _{OH} = -24 mA	3 V	2.2			2.2			2.20			
	I _{OL} = 100 μA	1.65 V to 3.6 V						0.2			0.20	
		2.7 V to 3.6 V			0.2							
V_{OL}	I _{OL} = 4 mA	1.65 V						0.45			0.45	V
	I _{OL} = 8 mA	2.3 V						0.7			0.70	
	I _{OL} = 12 mA	2.7 V			0.4			0.4			0.40	
	I _{OL} = 24 mA	3 V			0.55			0.55			0.55	
l _l	V _I = 0 to 5.5 V	3.6 V			±5			±5			±5	μA
I _{off}	V _I or V _O = 5.5 V	0						±10			±20	μA
l _{oz}	V _O = 0 to 5.5 V	3.6 V			±15			±10			±15	μA
	V _I = V _{CC} or GND	0.01/			10			10			10	
I _{cc}	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(2)}$	3.6 V			10			10			10	μΑ
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500			500			500	μΑ
Ci	V _I = V _{CC} or GND	3.3 V		4	12		4		75	4		pF
C _o	V _O = V _{CC} or GND	3.3 V		5.5	12		5.5			5.5		pF

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C. (2) This applies in the disabled state only.



7.6 Timing Requirements, SN54LVC374A

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

	PARAMETER	V _{CC} = 2	2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		80		100	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		ns
t _{su}	Setup time, data before CLK↑	2		2		ns
t _h	Hold time, data after CLK↑	1.5		1.5		ns

7.7 Timing Requirements, SN74LVC374A

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

			SN74LVC374A -40°C TO 85°C							
PARAMETER										
		V _{CC} = 1.8 V ± 0.15 V V _{CC} = 2.5 V ± 0.2 V			V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		55		95		80		100	MHz
t _w	Pulse duration, CLK high or low	9		4		3.3		3.3		ns
t _{su}	Setup time, data before CLK↑	6		4		2		2		ns
t _h	Hold time, data after CLK↑	4		2		1.5		1.5		ns

7.8 Timing Requirements, SN74LVC374A

0	rining requirements, our 421 cor 424									
		SN74LVC374A								
PARAMETER					–40°C T	O 85°C				
			V _{CC} = 1.8 V V _{CC} = ± 0.15 V ± 0		2.5 V 2 V	V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		40		80		80		100	MHz
t _w	Pulse duration, CLK high or low	9		4		3.3		3.3		ns
t_{su}	Setup time, data before CLK↑	6		4		2		2		ns
t _h	Hold time, data after CLK↑	4		2		1.5		1.5		ns

7.9 Switching Characteristics, SN54LVC374A

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.7 V		V _{CC} = 2.7 V		V _{CC} = 3 ± 0.3	UNIT
			MIN	MAX	MIN	MAX		
f _{max}			80		100		MHz	
t _{pd}	CLK	Q		9.5	1	8.5	ns	
t _{en}	ŌĒ	Q		9.5	1	8.5	ns	
t _{dis}	ŌĒ	Q		8	1	7	ns	

Product Folder Links: SN54LVC374A SN74LVC374A



7.10 Switching Characteristics, SN74LVC374A

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

						SN74L\					
PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CC} = 1.8 V ± 0.15 V		–40°C 1 2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} = 3 ± 0.3	3.3 V 3 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			55		95		80		100		MHz
t _{pd}	CLK	Q		21.9		10.8		8.1	1.5	7	ns
t _{en}	ŌĒ	Q		19.8		10.8		8.5	1.5	7.5	ns
t _{dis}	ŌĒ	Q		19.1		18.1		7.1	1.5	6.5	ns
t _{sk(o)}		_		1		1		1		1	ns

7.11 Switching Characteristics, SN74LVC374A

over operating free-air temperature range (unless otherwise noted)

						74LVC					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1 ± 0.15	.8 V 5 V	V _{CC} = 2 ± 0.2	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} = ± 0.	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			55		95		80		100		MHz
t _{pd}	CLK	Q		21.9		10.8		8.1	1.5	7.6	ns
t _{en}	ŌĒ	Q		19.8		10.8		8.9	1.5	8.0	ns
t _{dis}	ŌĒ	Q		19.1		18.1		7.7	1.5	7.0	ns
t _{sk(o)}				1.5		1.5		1.5		1.5	ns


7.12 Operating Characteristics

 $T_{\Delta} = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
C _{pd} Power dissipation capacitance per flip-flop		Outputs enabled		53	54	54.5	
		Outputs disabled	f = 10 MHz	12	15	13.5	pF




7.13 Typical Characteristics






8 Parameter Measurement Information



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

V	IN	PUTS		N.			V
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	R _L	V_{Δ}
1.8 V ± 0.15	v v _{cc}	≤ 2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V ± 0.2	V V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V ± 0.3	V 2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms




9 Detailed Description

9.1 Overview

These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing buffer registers, input/output (I/O) ports, bidirectional bus drivers, and working registers. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs. A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components. \overline{OE} does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state. Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment. These devices are fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

9.2 Functional Block Diagram



9.3 Feature Description

- · Wide operating voltage range
 - Operates from 1.65 V to 3.6 V
- · Allows down voltage translation
 - Inputs accept voltages to 5.5 V
- I_{off} feature
 - Allows voltages on the inputs and outputs when V_{CC} is 0 V

9.4 Device Functional Modes

Function Table (Each Flip-Flop)

	INPUTS	OUTPUT	
ŌĒ	CLK	D	Q
L	↑	Н	Н
L	↑	L	L
L	H or L	Χ	Q_0
Н	Χ	X	Z

Product Folder Links: SN54LVC374A SN74LVC374A




10 Applications and Implementation

10.1 Application Information

The SN74LVC374A is a high-drive CMOS device that can be used for a multitude of bus interface type applications where the data needs to be retained or latched. It can produce 32 mA of drive current at 3.3 V; therefore, making it ideal for driving multiple outputs and good for high speed applications up to 100 MHz. The inputs are 5.5-V tolerant allowing it to translate down to V_{CC} .

10.2 Typical Application



10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.


10.2.2 Detailed Design Procedure

- 1. Recommended Input conditions
 - Rise time and fall time specs: See $(\Delta t/\Delta V)$ in Recommended Operating Conditions table.
 - Specified high and low levels: See (V_{IH} and V_{IL}) in Recommended Operating Conditions table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- 2. Recommend output conditions
 - Load currents should not exceed 25 mA per output and 50 mA total for the part.
 - Outputs should not be pulled above V_{CC}.



Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the Min and Max supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F capacitor is recommended. If there are multiple V_{CC} pins, then a 0.01- μ F or 0.022- μ F capacitor is recommended for each power pin. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input terminals should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 5 shows the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever makes more sense or is more convenient. It is generally acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable terminal it will disable the outputs section of the part when asserted. This will not disable the input section of the IOs so they also cannot float when disabled.

12.2 Layout Example



Figure 5. Layout Diagram



13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54LVC374A	Click here	Click here	Click here	Click here	Click here
SN74LVC374A	Click here	Click here	Click here	Click here	Click here

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



11-Feb-2023



www.ti.com

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9757401Q2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9757401Q2A SNJ54LVC 374AFK	Samples
5962-9757401QRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9757401QR A SNJ54LVC374AJ	Samples
5962-9757401QSA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9757401QS A SNJ54LVC374AW	Samples
SN74LVC374ADBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC374A	Samples
SN74LVC374ADGVR	ACTIVE	TVSOP	DGV	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC374A	Samples
SN74LVC374ADW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC374A	Samples
SN74LVC374ADWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC374A	Samples
SN74LVC374ADWRE4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC374A	Samples
SN74LVC374AN	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74LVC374AN	Samples
SN74LVC374ANSR	ACTIVE	so	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC374A	Samples
SN74LVC374APW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC374A	Samples
SN74LVC374APWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	LC374A	Samples
SN74LVC374APWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC374A	Samples
SN74LVC374APWT	ACTIVE	TSSOP	PW	20	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC374A	Samples
SN74LVC374ARGYR	ACTIVE	VQFN	RGY	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LC374A	Samples
SNJ54LVC374AFK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9757401Q2A SNJ54LVC 374AFK	Samples

PACKAGE OPTION ADDENDUM

www.ti.com 11-Feb-2023

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SNJ54LVC374AJ	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9757401QR A SNJ54LVC374AJ	Samples
SNJ54LVC374AW	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9757401QS A SNJ54LVC374AW	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





www.ti.com 11-Feb-2023

OTHER QUALIFIED VERSIONS OF SN54LVC374A, SN74LVC374A:

● Catalog : SN74LVC374A

• Automotive : SN74LVC374A-Q1, SN74LVC374A-Q1

• Enhanced Product : SN74LVC374A-EP, SN74LVC374A-EP

Military: SN54LVC374A

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


• Enhanced Product - Supports Defense, Aerospace and Medical Applications

• Military - QML certified for Military and Defense Applications



www.ti.com 9-Aug-2022


TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC374ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LVC374ADGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC374ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LVC374ANSR	so	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LVC374APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVC374APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LVC374APWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVC374APWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVC374ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1



www.ti.com 9-Aug-2022




*All dimensions are nominal

All differsions are norminal												
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)					
SN74LVC374ADBR	SSOP	DB	20	2000	356.0	356.0	35.0					
SN74LVC374ADGVR	TVSOP	DGV	20	2000	356.0	356.0	35.0					
SN74LVC374ADWR	SOIC	DW	20	2000	367.0	367.0	45.0					
SN74LVC374ANSR	SO	NS	20	2000	367.0	367.0	45.0					
SN74LVC374APWR	TSSOP	PW	20	2000	364.0	364.0	27.0					
SN74LVC374APWR	TSSOP	PW	20	2000	356.0	356.0	35.0					
SN74LVC374APWRG4	TSSOP	PW	20	2000	356.0	356.0	35.0					
SN74LVC374APWT	TSSOP	PW	20	250	356.0	356.0	35.0					
SN74LVC374ARGYR	VQFN	RGY	20	3000	356.0	356.0	35.0					

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9757401Q2A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-9757401QSA	W	CFP	20	1	506.98	26.16	6220	NA
SN74LVC374ADW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LVC374AN	N	PDIP	20	20	506	13.97	11230	4.32
SN74LVC374APW	PW	TSSOP	20	70	530	10.2	3600	3.5
SNJ54LVC374AFK	FK	LCCC	20	1	506.98	12.06	2030	NA
SNJ54LVC374AW	W	CFP	20	1	506.98	26.16	6220	NA

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK





- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

 D. Index point is provided on cap for terminal identification only.

 E. Falls within Mil—Std 1835 GDFP2—F20







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G20)


PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 3.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FGLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Flip-Flops category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below:

NLV74HC74ADTR2G 74F574SC TC7W74FUTE12LF NLV14013BDR2G NLV74HC74ADR2G MC10EP131MNG MC74AC74DTR2
74VHC574FT(BJ) HT4093ARZ SN74HC374ANSR CD4528BE CD4027BE RS74HC74XQ RS74HC74XP RS574XTSS20 CD40106BMJSM 74HCT273PW-Q100J SN74ABT273PWRE4 CLVC2G74QDCURG4Q1 CD4067TA24.TB CD4013SA.TR AIP74HCT14TA14.TB
HSN74LVC1G14DBVR CD4013BPWRG AiP74LVC74TA14.TB CD4013BDRG CD4528SA16.TR AIP74HC273SA.TB
SN74HCS74QDYYRQ1 CD4013TA14.TB SN74LS107N SN74LS374DWR SN74LVC2G14DC(LX) MC74HC73ADG MC74HC73ADR2G
74LCX16374MTDX 74LVT74D,118 74VHCT9273FT(BJ) MM74HC374WM MM74HC74AMX 74ALVCH162374PAG
74LVC1G175GS,132 74LVX74MTCX TC7WZ74FK,LJ(CT MM74HCT273WM SN74LVC74AD SN74HC273DWR M74HC374RM13TR
M74HC175B1R M74HC174RM13TR