

## 192-kHz STEREO ASYNCHRONOUS SAMPLE-RATE CONVERTER

 Check for Samples: [SRC4190-Q1](#)

### FEATURES

- Qualified for Automotive Applications
- Automatic Sensing of the Input-To-Output Sampling Ratio
- Wide Input-to-Output Sampling Range: 16:1 to 1:16
- Supports Input and Output Sampling Rates up to 212 kHz
- Dynamic Range: 128 dB (–60 dBFS Input, BW = 20 Hz to  $f_s/2$ , A-Weighted)
- THD+N: –125 db (0 dBFS Input, BW = 20 Hz to  $f_s/2$ )
- Attenuates Sampling and Reference Clock Jitter
- High Performance, Linear Phase Digital Filtering
- Flexible Audio Serial Ports
- Master or Slave Mode Operation
- Supports I<sup>2</sup>S, Left Justified, Right Justified, and TDM Data Formats
- Supports 16, 18, 20, or 24-Bit Audio Data
- TDM Mode Allows Daisy Chaining of up to Eight Devices
- Supports 24-, 20-, 18-, or 16-Bit Input and Output Data
- All Output Data Is Dithered From the Internal 28-Bit Data Path
- Low Group Delay Option for Interpolation Filter
- Soft Mute Function
- Bypass Mode
- Power Down Mode
- Operates From a Single 3.3-V Power Supply
- Small SSOP-28 Package
- Pin Compatible With the SRC4192, AD1895, and AD1896

### APPLICATIONS

- Digital Mixing Consoles
- Digital Audio Workstations
- Audio Distribution Systems
- Broadcast Studio Equipment
- High-End A/V Receivers
- General Digital Audio Processing

### DESCRIPTION

The SRC4190 is an asynchronous sample rate converter designed for professional and broadcast audio applications. The SRC4190 combines a wide input-to-output sampling ratio with outstanding dynamic range and low distortion. Input and output serial ports support standard audio formats, as well as a Time Division Multiplexed (TDM) mode. Flexible audio interfaces allow the SRC4190 to connect to a wide range of audio data converters, digital audio receivers and transmitters, and digital signal processors.

The SRC4190 is a standalone pin-programmed device, with control pins for mode, data format, mute, bypass, and low group delay functions.

The SRC4190 may be operated from a single 3.3-V power supply. A separate digital I/O supply ( $V_{IO}$ ) operates over the 1.65-V to 3.6-V supply range, allowing greater flexibility when interfacing to current and future generation signal processors and logic devices. The SRC4190 is available in an SSOP-28 package.

### ORDERING INFORMATION<sup>(1)</sup>

T <sub>A</sub>	PACKAGE <sup>(2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	SSOP – DB	Reel of 2000	SRC4190IDBRQ1	SRC4190Q


(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).

(2) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

**DB PACKAGE  
(TOP VIEW)**



**TERMINAL FUNCTIONS**

TERMINAL		DESCRIPTION
NAME	NO.	
LGRP	1	Low group delay control input (active high)
RCKI	2	Reference clock input
NC	3	No internal connection
SDIN	4	Audio serial data input
BCKI	5	Input port bit clock I/O
LRCKI	6	Input port left/right word clock I/O
V <sub>IO</sub>	7	Digital I/O supply, 1.65 V to V <sub>DD</sub>
DGND	8	Digital ground
BYPAS	9	ASRC bypass control input (active high)
IFMT0	10	Input port data format control input
IFMT1	11	Input port data format control input
IFMT2	12	Input port data format control input
RST	13	Reset input (active low)
MUTE	14	Output mute control input (active high)
RDY	15	ASRC ready status output (active low)
OWL1	16	Output port data word length control input
OWL0	17	Output port data word length control input
OFMT1	18	Output port data format control input
OFMT0	19	Output port data format control input
TDMI	20	TDM data input (connect to DGND when not in use)
DGND	21	Digital ground
V <sub>DD</sub>	22	Digital core supply, 3.3 V
SDOUT	23	Audio serial data output
LRCKO	24	Output port left/right word clock I/O
BCKO	25	Output port bit clock I/O
MODE0	26	Serial port mode control input
MODE1	27	Serial port mode control input
MODE2	28	Serial port mode control input

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

V <sub>DD</sub>	Core supply voltage range	–0.3 V to 4 V
V <sub>IO</sub>	I/O supply voltage range	–0.3 V to 4 V
V <sub>I</sub>	Digital input voltage	–0.3 V to 4 V
T <sub>A</sub>	Operating free-air temperature range	–40°C to 85°C
T <sub>stg</sub>	Storage temperature range	–65°C to 150°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

T<sub>A</sub> = 25°C, V<sub>DD</sub> = 3.3 V, and V<sub>IO</sub> = 3.3 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Dynamic Performance<sup>(1)</sup></b>					
Resolution			24		bits
f <sub>SIN</sub>	Input sampling frequency	4		212	kHz
f <sub>SOUT</sub>	Output sampling frequency	4		212	kHz
Input:output sampling ratio	Upsampling			1:16	
	Downsampling			16:1	
Dynamic range	BW = 20 Hz to f <sub>SOUT</sub> /2, –60-dBFS Input, f <sub>IN</sub> = 1 kHz, Unweighted (add 3 dB to specification for A-weighted result)	44.1 kHz : 48 kHz		125	dB
		48 kHz : 44.1 kHz		125	
		48 kHz : 96 kHz		125	
		44.1 kHz : 192 kHz		125	
		96 kHz : 48 kHz		125	
		192 kHz : 12 kHz		125	
		192 kHz : 32 kHz		125	
		192 kHz : 48 kHz		125	
		32 kHz : 48 kHz		125	
		12 kHz : 192 kHz		125	
Total harmonic distortion + noise	BW = 20 Hz to f <sub>SOUT</sub> /2, 0-dBFS Input, f <sub>IN</sub> = 1 kHz, Unweighted	44.1 kHz : 48 kHz		–125	dB
		48 kHz : 44.1 kHz		–125	
		48 kHz : 96 kHz		–125	
		44.1 kHz : 192 kHz		–125	
		96 kHz : 48 kHz		–125	
		192 kHz : 12 kHz		–125	
		192 kHz : 32 kHz		–125	
		192 kHz : 48 kHz		–125	
		32 kHz : 48 kHz		–125	
		12 kHz : 192 kHz		–125	
Interchannel gain mismatch			0		dB
Interchannel phase deviation			0		°
Mute attenuation	24-bit word length, A-weighted		–128		dB

- (1) Dynamic performance measured with an Audio Precision System Two Cascade or Cascade Plus.

**ELECTRICAL CHARACTERISTICS (continued)**

T<sub>A</sub> = 25°C, V<sub>DD</sub> = 3.3 V, and V<sub>IO</sub> = 3.3 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Digital Interpolation Filter Characteristics</b>					
Passband				0.4535 × f <sub>SIN</sub>	Hz
Passband ripple				±0.007	dB
Transition band		0.4535 × f <sub>SIN</sub>		0.5465 × f <sub>SIN</sub>	Hz
Stop band		0.5465 × f <sub>SIN</sub>			Hz
Stop band attenuation		-125			dB
Normal group delay time (LGRP = 0)			102.53125 / f <sub>SIN</sub>		s
Low group delay time (LGRP = 1)			70.53125 / f <sub>SIN</sub>		s
<b>Digital Decimation Filter Characteristics</b>					
Passband				0.4535 × f <sub>SOUT</sub>	Hz
Passband ripple				±0.008	dB
Transition band		0.4535 × f <sub>SOUT</sub>		0.5465 × f <sub>SOUT</sub>	Hz
Stop band		0.5465 × f <sub>SOUT</sub>			Hz
Stop band attenuation		-125			dB
Group delay			36.46875 / f <sub>SOUT</sub>		s
<b>Digital I/O Characteristics</b>					
V <sub>IH</sub>	High-level input voltage	0.7 × V <sub>IO</sub>		V <sub>IO</sub>	V
V <sub>IL</sub>	Low-level input voltage	0		0.3 × V <sub>IO</sub>	V
I <sub>IH</sub>	High-level input current		0.5	10	μA
I <sub>IL</sub>	Low-level input current		0.5	10	μA
V <sub>OH</sub>	High-level output voltage	I <sub>O</sub> = -4 mA	0.8 × V <sub>IO</sub>	V <sub>IO</sub>	V
V <sub>OL</sub>	Low-level output voltage	I <sub>O</sub> = 4 mA	0	0.2 × V <sub>IO</sub>	V
C <sub>IN</sub>	Input capacitance		3		pF

**ELECTRICAL CHARACTERISTICS (continued)**
 $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ , and  $V_{IO} = 3.3\text{ V}$  (unless otherwise noted)







PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>Switching Characteristics</b>							
$f_{RCKI}$	RCKI frequency <sup>(2)</sup> <sup>(3)</sup>			$128 \times f_{S\text{MIN}}$		50	MHz
$t_{RCKIP}$	RCKI pulse duration			20		$1/(128 \times f_{S\text{MIN}})$	ns
$t_{RCKIH}$	RCKI pulse duration, high			$0.4 \times t_{RCKIP}$			ns
$t_{RCKIL}$	RCKI pulse duration, low			$0.4 \times t_{RCKIP}$			ns
$t_{RSTL}$	$\overline{\text{RST}}$ pulse duration, low			500			ns
$t_{LRIS}$	LRCKI to BCKI setup time			10			ns
$t_{SIH}$	BCKI pulse duration, high			10			ns
$t_{SIL}$	BCKI pulse duration, low			10			ns
$t_{LDIS}$	SDIN data setup time			10			ns
$t_{LDIH}$	SDIN data hold time			10			ns
$t_{DOPD}$	SDOUT data delay time					10	ns
$t_{DOH}$	SDOUT data hold time			2			ns
$t_{SOH}$	BCKO pulse duration, high			10			ns
$t_{SOL}$	BCKO pulse duration, low			5			ns
$t_{LROS}$	LRCKO setup time			10			ns
$t_{LROH}$	LRCKO hold time			10			ns
$t_{TDMS}$	TDMI data setup time			10			ns
$t_{TDMH}$	TDMI data hold time			10			ns
<b>Power Supplies</b>							
$V_{DD}$	Core supply voltage			3	3.3	3.6	V
$V_{IO}$	Digital I/O supply voltage			1.65	3.3	3.6	V
$I_{DDPD}$	$V_{DD}$ supply current, power down	$V_{DD} = 3.3\text{ V}$ , $V_{IO} = 3.3\text{ V}$	$\overline{\text{RST}} = 0$ , No clocks			100	$\mu\text{A}$
$I_{DDD}$	$V_{DD}$ supply current, dynamic		$f_{S\text{IN}} = f_{S\text{OUT}} = 192\text{ kHz}$		66		mA
$I_{IOPD}$	$V_{IO}$ supply current, power down		$\overline{\text{RST}} = 0$ , No clocks			100	$\mu\text{A}$
$I_{IOD}$	$V_{IO}$ supply current, dynamic		$f_{S\text{IN}} = f_{S\text{OUT}} = 192\text{ kHz}$		2		mA
$P_D$	Total power dissipation, power down	$V_{DD} = 3.3\text{ V}$ , $V_{IO} = 3.3\text{ V}$	$\overline{\text{RST}} = 0$ , No clocks			660	$\mu\text{W}$
$P_D$	Total power dissipation, dynamic		$f_{S\text{IN}} = f_{S\text{OUT}} = 192\text{ kHz}$		225		mW

 (2)  $f_{S\text{MIN}} = \min(f_{S\text{IN}}, f_{S\text{OUT}})$ 

 (3)  $f_{S\text{MAX}} = \max(f_{S\text{IN}}, f_{S\text{OUT}})$







### TYPICAL CHARACTERISTICS

$T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ , and  $V_{IO} = 3.3\text{ V}$  (unless otherwise noted)









TYPICAL CHARACTERISTICS (continued)

$T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ , and  $V_{IO} = 3.3\text{ V}$  (unless otherwise noted)



**TYPICAL CHARACTERISTICS (continued)**







$T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ , and  $V_{IO} = 3.3\text{ V}$  (unless otherwise noted)











**TYPICAL CHARACTERISTICS (continued)**

$T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ , and  $V_{IO} = 3.3\text{ V}$  (unless otherwise noted)









**TYPICAL CHARACTERISTICS (continued)**

$T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ , and  $V_{IO} = 3.3\text{ V}$  (unless otherwise noted)









**TYPICAL CHARACTERISTICS (continued)**

$T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ , and  $V_{IO} = 3.3\text{ V}$  (unless otherwise noted)









**TYPICAL CHARACTERISTICS (continued)**

$T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ , and  $V_{IO} = 3.3\text{ V}$  (unless otherwise noted)









**TYPICAL CHARACTERISTICS (continued)**

$T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ , and  $V_{IO} = 3.3\text{ V}$  (unless otherwise noted)







**TYPICAL CHARACTERISTICS (continued)**

$T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ , and  $V_{IO} = 3.3\text{ V}$  (unless otherwise noted)



**TYPICAL CHARACTERISTICS (continued)**

$T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ , and  $V_{IO} = 3.3\text{ V}$  (unless otherwise noted)



## DETAILED DESCRIPTION

The SRC4190 is an asynchronous sample rate converter (ASRC) designed for professional audio applications. Operation at input and output sampling frequencies up to 212 kHz is supported, with an input/output sampling ratio range of 16:1 to 1:16. Excellent dynamic range and Total Harmonic Distortion + Noise (THD+N) are achieved by employing high performance and linear phase digital filtering. Digital filtering options allow for lower group delay processing.

The audio input and output ports support standard audio data formats, as well as a TDM interface mode. Word lengths of 24, 20, 18, and 16 bits are supported. Both ports may operate in slave mode, deriving their word and bit clocks from external input and output devices. Alternatively, one port may operate in master mode while the other remains in slave mode. In master mode, the LRCK and BCK clocks are derived from the reference clock input, RCKI. The flexible configuration of the input and output ports allows connection to a wide variety of audio data converters, interface devices, digital signal processors, and programmable logic.

A bypass mode is included, which allows audio data to be passed directly from the input port to the output port, bypassing the ASRC function. The bypass option is useful for passing through encoded or compressed audio data, or nonaudio control or status data.

A soft mute function is available providing artifact-free operation while muting the audio output signal. The mute attenuation is typically  $-128$  dB.

### Functional Block Diagram

[Figure 1](#) shows a functional block diagram of the SRC4190. Audio data is received at the input port, clocked by either the audio data source in Slave mode or by the SRC4190 in Master mode. The output port data is clocked by either the audio data source in Slave mode, or by the SRC4190 in Master mode. The input data is passed through interpolation filters which up-sample the data, which is then passed on to the re-sampler. The rate estimator compares the input and output sampling frequencies by comparing LRCKI, LRCKO, and a reference clock. The results include an offset for the FIFO pointer and the coefficients needed for re-sampling function.

The output of the re-sampler is then passed on to the decimation filter. The decimation filter performs down-sampling and anti-alias filtering functions.






Figure 1. Functional Block Diagram

### Reference Clock

The SRC4190 requires a reference clock for operation. The reference clock is applied at the RCKI input, pin 2. Figure 2 illustrates the reference clock connections and requirements for the SRC4190. The reference clock may operate at  $128f_s$ ,  $256f_s$ , or  $512f_s$ , where  $f_s$  is the input or output sampling frequency. The maximum external reference clock input frequency is 50 MHz.




Figure 2. Reference Clock Input Connections and Timing Requirements

### Reset and Power Down Operation

The SRC4190 may be reset using the  $\overline{\text{RST}}$  input (pin 13). There is no internal power on reset, so the user should force a reset sequence after power up in order to initialize the device. In order to force a reset, the reference clock input must be active, with an external clock source supplying a valid reference clock signal (see Figure 2). The user must assert  $\overline{\text{RST}}$  low for a minimum of 500 ns and then bring  $\overline{\text{RST}}$  high again to force a reset. Figure 3 shows the reset timing for the SRC4190.

The SRC4190 also supports a power-down mode. Powerdown mode may be set by holding the  $\overline{\text{RST}}$  input low.




Figure 3. Reset Pulse Width Requirement

### Audio Port Modes

The SRC4190 supports seven serial port modes, which are shown in Table 1. The audio port mode is selected using the MODE0 (pin 26), MODE1 (pin 27), and MODE2 (pin 28) inputs.

In slave mode, the port LRCK and BCK clocks are configured as inputs, and receive their clocks from an external audio device. In master mode, the LRCK and BCK clocks are configured as outputs, being derived from the reference clock input (RCKI). Only one port can be set to master mode at any given time, as indicated in Table 1.


Table 1. Setting the Serial Port Modes

MODE2	MODE1	MODE0	SERIAL PORT MODE
0	0	0	Both input and output ports are slave mode
0	0	1	Output port is master mode with $\text{RCKI} = 128f_s$
0	1	0	Output port is master mode with $\text{RCKI} = 512f_s$
0	1	1	Output port is master mode with $\text{RCKI} = 256f_s$
1	0	0	Both input and output ports are slave mode
1	0	1	Input port is master mode with $\text{RCKI} = 128f_s$
1	1	0	Input port is master mode with $\text{RCKI} = 512f_s$
1	1	1	Input port is master mode with $\text{RCKI} = 256f_s$


### Input Port Operation

The audio input port is a three-wire synchronous serial interface that may operate in either slave or master mode. The SDIN input (pin 4) is the serial audio data input. Audio data is input at this pin in one of three standard audio data formats: Philips I<sup>2</sup>S, left justified, or right justified. The audio data word length may be up to 24 bits for I<sup>2</sup>S and left justified formats, while the right justified format supports 16-, 18-, 20-, or 24-bit data. The data formats are shown in Figure 4, while critical timing parameters are shown in Figure 5 and listed in the Electrical Characteristics table.

The bit clock is either an input or output at BCKI (pin 5). In slave mode, BCKI is configured as an input pin, and may operate at rates from  $32f_s$  to  $128f_s$ , with a minimum of one clock cycle per data bit. In master mode, BCKI operates at a fixed rate of  $64f_s$ .



**Figure 4. Input Data Formats**



**Figure 5. Input Port Timing**

The left/right word clock, LRCKI (pin 6), may be configured as an input or output pin. In slave mode, LRCKI is an input pin, while in master mode LRCKI is an output pin. In either case, the clock rate is equal to  $f_s$ , the input sampling frequency. The LRCKI duty cycle is fixed to 50% for master mode operation.

Table 2 illustrates data format selection for the input port. The IFMT0 (pin 10), IFMT1 (pin 11), and IFMT2 (pin 12) inputs are utilized to set the input port data format.

**Table 2. Input Port Data Format Selection**

IFMT2	IFMT1	IFMT0	INPUT PORT DATA FORMAT
0	0	0	24-bit left justified
0	0	1	24-bit I <sup>2</sup> S
0	1	0	Unused
0	1	1	Unused
1	0	0	16-bit right justified
1	0	1	18-bit right justified
1	1	0	20-bit right justified
1	1	1	24-bit right justified

## Output Port Operation

The audio output port is a four-wire synchronous serial interface that may operate in either slave or master mode. The SDOUT output (pin 23) is the serial audio data output. Audio data is output at this pin in one of four data formats: Philips I<sup>2</sup>S, left justified, right justified, or TDM. The audio data word length may be 16, 18, 20, or 24 bits. For all word lengths, the data is triangular PDF dithered from the internal 28-bit data path. The data formats (with the exception of TDM mode) are shown in Figure 6, while critical timing parameters are shown in Figure 7 and listed in the Electrical Characteristics table. The TDM format and timing are shown in Figure 11 and Figure 12, respectively, while examples of standard TDM configurations are shown in Figure 13 and Figure 14.

The bit clock is either input or output at BCKO (pin 25). In slave mode, BCKO is configured as an input pin, and may operate at rates from  $32f_s$  to  $128f_s$ , with a minimum of one clock cycle for each data bit. The exception is the TDM mode, where the BCKO must operate at  $N \times 64f_s$ , where N is equal to the number of SRC4190 devices included on the TDM interface. In master mode, BCKO operates at a fixed rate of  $64f_s$  for all data formats except TDM, where BCKO operates at the reference clock (RCKI) frequency. Additional information regarding TDM mode operation is included in the *Application Information* section of this data sheet.

The left/right word clock, LRCKO (pin 24), may be configured as an input or output pin. In slave mode, LRCKO is an input pin, while in master mode it is an output pin. In either case, the clock rate is equal to  $f_s$ , the output sampling frequency. The clock duty cycle is fixed to 50% for I<sup>2</sup>S, left justified, and right justified formats in master mode. The LRCKO pulse width is fixed to 32 BCKO cycles for the TDM format in master mode.




Figure 6. Output Data Formats




Figure 7. Output Port Timing

Table 3 illustrates data format selection for the output port. The OFMT0 (pin 19), OFMT1 (pin 18), OWL0 (pin 17), and OWL1 (pin 16) inputs are utilized to set the output port data format and word length.

**Table 3. Output Port Data Format Selection**

OFMT1	OFMT0	OUTPUT PORT DATA FORMAT
0	0	Left justified
0	1	I <sup>2</sup> S
1	0	TDM
1	1	Right justified
OWL1	OWL0	OUTPUT PORT DATA WORD LENGTH
0	0	24 bits
0	1	20 bits
1	0	18 bits
1	1	16 bits

### Bypass Mode

The SRC4190 includes a bypass function, which routes the input port data directly to the output port, bypassing the ASRC function. Bypass mode may be invoked by forcing the BYPAS input (pin 9) high. For normal ASRC operation, the BYPAS pin should be set to 0.

No dithering is applied to the output data in bypass mode; digital attenuation and mute functions are also unavailable in this mode.

### Soft Mute Function

The soft mute function of the SRC4190 may be invoked by forcing the MUTE input (pin 14) high. The Soft mute function slowly attenuates the output signal level down to all zeroes plus  $\pm 4$  LSB of dither. This provides an artifact-free muting of the audio output port.

### Ready Output

The SRC4190 includes an active-low ready output named  $\overline{\text{RDY}}$  (pin 15). This is an output from the rate estimator block, which indicates that the input-to-output sampling frequency ratio has been determined. The ready signal can be used as a flag or indicator output. The ready signal can also be connected to the active-high MUTE input (pin 14) to provide an auto-mute function, so that the output port is muted when the rate estimator is in transition.

### APPLICATION INFORMATION

This section of the data sheet provides practical applications information for hardware and systems engineers who will be designing the SRC4190 into end equipment.

#### Recommended Circuit Configuration

The typical connection diagram for the SRC4190 is shown in Figure 8. Recommended values for power-supply bypass capacitors are included. These capacitors should be placed as close to the IC package as possible.





Figure 8. Typical Connection Diagram

#### Interfacing to Digital Audio Receivers and Transmitters

The SRC4190 input and output ports are designed to interface to a variety of audio devices, including receivers and transmitters commonly used for AES/EBU, S/PDIF, and CP1201 communications.


Texas Instruments manufactures the DIR1703 digital audio interface receiver and DIT4096/4192 digital audio transmitters to address these applications.

Figure 9 illustrates interfacing the DIR1703 to the SRC4190 input port. The DIR1703 operates from a single 3.3-V supply, which requires the  $V_{IO}$  supply (pin 7) for the SRC4190 to be set to 3.3 V for interface compatibility.



**Figure 9. Interfacing the SRC4190 to the DIR1703 Digital Audio Interface Receiver**

Figure 10 shows the interface between the SRC4190 output port and the DIT4096 or DIT4192 audio serial port. Once again, the  $V_{IO}$  supplies for both the SRC4190 and DIT4096/4192 are set to 3.3 V for compatibility.




**Figure 10. Interfacing the SRC4190 to the DIT4096/4192 Digital Audio Interface Transmitter**

Like the SRC4190 output port, the DIT4096 and DIT4192 audio serial port may be configured as a Master or Slave. In cases where the SRC4190 output port is set to Master mode, it is recommended to use the reference clock source (RCKI) as the master clock source (MCLK) for the DIT4096/4192, to ensure that the transmitter is synchronized to the SRC4190 output port data.

### TDM Applications


The SRC4190 supports a TDM output mode, which allows multiple devices to be daisy-chained together to create a serial frame. Each device occupies one sub-frame within a frame, and each sub-frame carries two channels (Left followed by Right). Each sub-frame is 64 bits long, with 32 bits allotted for each channel. The audio data for each channel is left justified within the allotted 32 bits. Figure 11 illustrates the TDM frame format, while Figure 12 shows the TDM input timing parameters, which are listed in the Electrical Characteristics table of this data sheet.





N = Number of Daisy-Chained Devices  
 One Sub-Frame contains 64 bits, with 32 bits per channel.  
 For each channel, the audio data is Left Justified, MSB first format, with the word length determined by the OWL[1:0] pins/bits.

**Figure 11. TDM Frame Format**



**Figure 12. TDM Input Timing**

The frame rate is equal to the output sampling frequency,  $f_s$ . The BCKO frequency for the TDM interface is  $N \times 64f_s$ , where N is the number of devices included in the daisy chain. For Master mode, the output BCKO frequency is fixed to the reference clock (RCKI) input frequency. The number of devices that can be daisy-chained in TDM mode is dependent upon the output sampling frequency and the BCKO frequency, leading to the following numerical relationship:

$$\text{Number of daisy-chained devices} = (f_{\text{BCKO}} / f_s) / 64$$

Where:

$f_{\text{BCKO}}$  = Output port bit clock (BCKO), 27.136 MHz maximum

$f_s$  = Output port sampling (or LRCKO) frequency, 212 kHz maximum

This relationship holds true for both slave and master modes.

Figure 13 and Figure 14 show typical connection schemes for the TDM mode. Although the TMS320C671x DSP family is shown as the audio processing engine in these figures, other TI digital signal processors with a multi-channel buffered serial port (McBSPTM) may also function with this arrangement. Interfacing to processors from other manufacturers is also possible. See Figure 7 in this data sheet, along with the equivalent serial port timing diagrams shown in the DSP data sheet, to determine compatibility.




Figure 13. TDM Interface Where All Devices are Slaves




Figure 14. TDM Interface Where One Device is Master to Multiple Slaves

**Pin Compatibility With the Analog Devices AD1895 and AD1896**

The SRC4190 is pin-compatible and function-compatible with the AD1895 and AD1896 when observing the guidelines indicated in the following paragraphs.

**Power Supplies.** To ensure compatibility, the  $V_{DD\_IO}$  and  $V_{DD\_CORE}$  supplies of the AD1895 and AD1896 must be set to 3.3 V, while the  $V_{IO}$  and  $V_{DD}$  supplies of the SRC4190 must be set to 3.3 V.

**Pin 1 connection.** For the AD1895, pin 1 is a no connect (NC) pin. For the SRC4190, pin 1 functions as the low group delay selection input and should not be left unconnected. Pin 1 must be connected to either digital ground or the  $V_{IO}$  supply, dependent upon the desired group delay.

**Crystal Oscillator.** The SRC4190 does not have an on-chip crystal oscillator. An external reference clock is required at the RCKI input (pin 2).

**Reference Clock Frequency.** The reference clock input frequency for the SRC4190 must be no higher than 30 MHz, in order to match the master clock frequency specification of the AD1895 and AD1896. In addition, the SRC4190 does not support the  $768f_s$  reference clock rate.

**Master Mode Maximum Sampling Frequency.** When the input or output ports are set to Master mode, the maximum sampling frequency must be limited to 96 kHz in order to support the AD1895 and AD1896 specification. This is despite the fact that the SRC4190 supports a maximum sampling frequency of 212 kHz in Master mode. The user should consider building an option into the design to support the higher sampling frequency of the SRC4190.

**Matched Phase Mode.** Due to the internal architecture of the SRC4190, it does not require or support the matched phase mode of the AD1896. Given multiple SRC4190 devices, if all reference clock (RCKI) inputs are driven from the same clock source, the devices will be phase matched.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SRC4190IDBRQ1	ACTIVE	SSOP	DB	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SRC4190Q	<b>Samples</b>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SRC4190-Q1 :**

- Catalog: [SRC4190](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product


# DB0028A



# PACKAGE OUTLINE

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



4214853/B 03/2018

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-150.

# EXAMPLE BOARD LAYOUT


DB0028A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4214853/B 03/2018

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DB0028A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated



## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for [Audio Sample Rate Converters](#) category:*

*Click to view products by [Texas Instruments](#) manufacturer:*

Other Similar products are found below :

[CS8421-CZZR](#) [AK4137EQ](#) [CS8422-CNZ](#) [CS8421-CZZ](#) [ADAU7002ACBZ-R7](#) [SRC4184IPAG](#) [SRC4190IDB](#) [SRC4190IDBR](#)  
[SRC4190IDBRQ1](#) [SRC4192IDB](#) [SRC4192IDBG4](#) [SRC4193IDB](#) [SRC4194IPAG](#) [SRC4392IPFB](#) [SRC4392IPFBR](#) [SRC4194IPAGR](#)