

Technical documentation



Support & training



TCAN1043-Q1, TCAN1043H-Q1 TCAN1043HG-Q1, TCAN1043G-Q1

ZHCSH19E - NOVEMBER 2017 - REVISED MARCH 2021

# TCAN1043xx-Q1 具有 CAN FD 和唤醒功能的低功耗故障保护 CAN 收发器

# 1 特性

- AEC Q100 标准:符合汽车应用要求
  - 温度等级 1:-55°C 至 125°C,T<sub>A</sub>
  - 器件 HBM 分级等级:±16kV
  - 器件 CDM 分级等级:±1500V
- 提供功能安全
   可帮助进行功能安全系统设计的文档
- 符合 ISO 11898-2 (2016) 的要求
- 所有器件均支持经典 CAN 和 2Mbps CAN FD ( 灵 活数据速率 ),而 "G"选项支持 5Mbps
  - 具有较短的对称传播延迟时间和快速循环次数, 可增加时序裕量
  - 在有负载 CAN 网络中实现更快的数据速率
- V<sub>IO</sub> 电平转换支持 2.8V 至 5.5V 的电压范围
- 工作模式
  - 正常模式
  - 具有 INH 输出以及本地和远程唤醒请求功能的 待机模式
  - 具有 INH 输出以及本地和远程唤醒请求的低功 耗睡眠模式
- 未供电时具有理想无源行为
  - 总线和逻辑终端为高阻抗(运行总线或应用上无 负载)
  - 支持热插拔:在总线和 RXD 输出上可实现上电/ 断电无干扰运行
- 符合或超出 EMC 标准要求
  - 符合 IEC 62228-3 2007 标准
  - 符合 SAE J2962-2 标准
- 保护特性
  - 总线终端的 IEC ESD 保护:±8kV
  - 总线故障保护:±58V(非H型号)和±70V(H 型号)
  - 电源终端欠压保护
  - 驱动器显性超时 (TXD DTO):数据速率低至 9.2kbps
  - 热关断保护 (TSD)
- 接收器共模输入电压:±30V
- 典型循环延迟:110ns
- 结温范围为 55°C 至 150°C
- 采用 SOIC (14) 封装和无引线 VSON (14) 封装 (4.5mm x 3.0mm),具有改进的自动光学检查 (AOI) 功能

# 2 应用

- 12V 或 24V 系统应用
- 汽车和运输
  - 高级驾驶辅助系统 (ADAS)


- 信息娱乐系统
- 仪表组
- 车身电子装置与照明

# 3 说明

TCAN1043xx-Q1 满足 ISO 11898 - 2 (2016) 高速控制 器局域网 (CAN) 规范的物理层要求,提供 CAN 总线和 CAN 协议控制器之间的接口。这些器件支持传统 CAN 和 CAN FD 协议,具有最高 2Mbps 的数据速率。器件 编号以"G"结尾的器件专为数据速率高达 5Mbps 的 CAN FD 应用而设计。TCAN1043xx-Q1 可以(通过 INH 输出引脚)选择性地启用节点上可能存在的各种电源,从而在整个系统级别减少电池电流消耗。这使得在 超低电流睡眠状态中,功率传送到除 TCAN1043xx-Q1 以外的所有系统组件,而 TCAN1043xx-Q1 则仍然处 于低功耗状态,并对 CAN 总线进行监控。

器件信息			
器件型号	封装 <sup>(1)</sup>	封装尺寸(标称值)	
TCAN1043xx-Q1	SOIC (14)	8.95mm x 3.91mm	
	VSON (14)	4.50mm x 3.00mm	

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



功能模块图



# **Table of Contents**

1 特性	1
2 应用	1
3 说明	1
4 Revision History	
5 Description (continued)	3
6 Pin Configuration and Functions	
7 Specifications	5
7.1 Absolute Maximum Ratings	
7.2 ESD Ratings	
7.3 ESD Ratings IEC Specification	
7.4 Recommended Operating Conditions	<mark>6</mark>
7.5 Thermal Information	
7.6 Dissipation Ratings	
7.7 Electrical Characteristics	
7.8 Switching Characteristics	10
7.9 Typical Characteristics	
8 Parameter Measurement Information	
9 Detailed Description	18

9.1 Overview	. 18
9.2 Functional Block Diagram	. 18
9.3 Feature Description.	
9.4 Device Functional Modes	
10 Application Information Disclaimer	. 34
10.1 Application Information	. 34
10.2 Typical Application	
11 Power Supply Recommendations	
12 Layout	
12.1 Layout	
12.2 Layout Example	
13 Device and Documentation Support	
13.1 Related Links	
13.2 Receiving Notification of Documentation Updates.	40
13.3 Community Resources	
13.4 Trademarks	
14 Mechanical, Packaging, and Orderable	
Information	.40

# **4 Revision History**

С	hanges from Revision D (July 2019) to Revision E (January 2021)	Page
•	向 <i>特性</i> 列表添加了"功能安全"	1

Cha	anges from Revision C (October 2018) to Revision D (July 2019)	Page
• (	Changed the second sentence in the CAN Bus Dominant Fault section	21
• (	Changed the D0014A mechanical pages	
Cha	anges from Revision B (May 2018) to Revision C (October 2018)	Page
•	Updated I <sub>CC</sub> dominant with bus fault	7
	Added footnote for I <sub>IH</sub> and I <sub>IL</sub>	
	Changed the Under-Voltage callout in 图 9-4	
	Added sentence: "This minimizes the current flowing into the WAKE pin" to the last paragr	
	Wake Up (LWU) via WAKE Input Terminal	
Cha	anges from Revision A (December 2017) to Revision B (May 2018)	Page
•	Updated note 1 to: AEC Q100-002 indicates that HBM stressing shall be in accordance with	the ANSI/ESDA/
	JEDEC JS-01 specification	
	Added Note 2 To ESD Specification Table	
	Updated IEC 61000-4-2 Unpowered Contact Dicharge to ±15kV	
	Changed Max t <sub>WK_FILTER</sub> to 1.8µs	

# Changes from Revision \* (November 2017) to Revision A (December 2017)

•	将状态从预告信息	更改为生产数据	·······
---	----------	---------	---------

Page



# **5** Description (continued)


When a wake-up pattern is detected on the bus or when a local wake-up is requested via the WAKE input, the TCAN1043xx-Q1 will initiate node start-up by driving INH high. The TCAN1043xx-Q1 includes internal logic level translation via the  $V_{IO}$  terminal to allow for interfacing directly to 3.3 V or 5 V controllers. The device includes many protection and diagnostic features including CAN bus line short-circuit detection and battery connection detection. The TCAN1043xx-Q1 meets the ESD and EMC requirements of IEC 62228-3 and J2962-2 without the need for additional protection components.



### **Device Comparison Table**

DEVICE NUMBER	BUS FAULT PROTECTION	MAXIMUM DATA RATE
TCAN1043-Q1	±58 V	2 Mbps
TCAN1043H-Q1	±70 V	2 Mbps
TCAN1043G-Q1	±58 V	5 Mbps
TCAN1043HG-Q1	±70 V	5 Mbps

# **6** Pin Configuration and Functions






图 6-2. DMT Package, 14 Pin (VSON), Top View

图 6-1. D Package, 14 Pin (SOIC), Top View

#### 表 6-1. Pin Functions

PINS		ТҮРЕ	DECODIDITION	
NAME	NO	ITPE	DESCRIPTION	
TXD	1	Digital Input	CAN transmit data input (low for dominant and high for recessive bus states)	
GND	2	GND	Ground connection	
V <sub>CC</sub>	3	Supply	5-V CAN bus supply voltage	
RXD	4	Digital Output	CAN receive data output (low for dominant and high for recessive bus states), tri-state	
V <sub>IO</sub>	5	Supply	I/O supply voltage	
EN	6	Digital Input	Enable input for mode control, integrated pull down	
INH	7	High Voltage Output	Can be used to control system voltage regulators	
nFAULT	8	Digital Output	Fault output, inverted logic	
WAKE	9	High Voltage Input	Wake input terminal, high voltage input	
V <sub>SUP</sub>	10	Supply	Reverse-blocked battery supply input	
NC	11	_	No connect (not internally connected)	
CANL	12	Bus I/O	Low-level CAN bus input/output line	
CANH	13	Bus I/O	High-level CAN bus input/output line	
nSTB	14	Digital Input	Standby input for mode control, integrated pull down	



# **7** Specifications

# 7.1 Absolute Maximum Ratings

#### See (1) (2)

			MIN	MAX	UNIT
V	Battery supply (reverse-blocked) voltage range	<ul> <li>standard versions</li> </ul>	- 0.3	58	V
V <sub>SUP</sub>	Battery supply (reverse blocked) voltage range	- H versions	- 0.3	70	V
V <sub>CC</sub>	5-V bus supply voltage		- 0.3	7	V
V <sub>IO</sub>	I/O level shifting voltage		- 0.3	7	V
M	CAN bus I/O voltage range (CANH, CANL)	Devices without the "H" suffix	- 58	58	V
V <sub>BUS</sub>	CAN bus I/O voltage range (CANH, CANL)	Devices with the "H" suffix	- 70	70	V
	Max differential voltage between CANH and	Devices without the "H" suffix	- 58	58	V
V <sub>(DIFF)</sub>	CANL	Devices with the "H" suffix	- 70	70	V
V(Logic_Input)	Logic input terminal voltage range		- 0.3	7	V
V(Logic_Output)	Logic output terminal voltage range		- 0.3	7	V
	INH output pin voltage range	Devices without the "H" suffix	- 0.3	58 and $V_O \leqslant V_{SUP}$ + 0.3	V
V <sub>INH</sub>	INH output pin voltage range	utput pin voltage range H versions $-0.3$ 70 and V <sub>O</sub> $\leq$ V <sub>SUP</sub> +		70 and $V_{O} \leqslant V_{SUP}$ + 0.3	V
	WAKE input pin voltage range	Devices without the "H" suffix	- 0.3	58 and $V_{I} \leqslant V_{SUP}$ + 0.3	V
V <sub>(WAKE)</sub>	WAKE input pin voltage range	H versions	- 0.3	70 and $V_{I} \leqslant V_{SUP}$ + 0.3	V
I <sub>O(LOGIC)</sub>	Logic output current	RXD, and nFAULT		8	
I <sub>O(INH)</sub>	INH output current		4	mA	
I <sub>O(WAKE)</sub>	Wake current if due to ground shifts V <sub>(WAKE)</sub> ≤ V <sub>(GND)</sub> − 0.3 V, thus the current into WAKE must be limited via an external serial resistor		3	mA	
TJ	Operating virtual junction temperature range - 55		150	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to ground terminal.

### 7.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC Q100-002	V <sub>SUP</sub> , INH <sup>(1)</sup>	±4000	V
	V <sub>(ESD)</sub> Electrostatic discharge		All pins, except V <sub>SUP</sub> , INH <sup>(1)</sup>	±6000	V
			CAN bus terminals (CANH, CANL) <sup>(2)</sup>	±16000	V
V <sub>(ESD)</sub>		Charged device model (CDM) - SOIC	All terminals <sup>(3)</sup>	±1500	V
		Charged device model (CDM) - DMT	All terminals <sup>(3)</sup>	±500	V
	Charged device model (CDIVI) - DIVI	Corner terminals <sup>(3)</sup>	±750	V	
	1	Machine model (MM)	All terminals <sup>(4)</sup>	±200	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

(2) Test method based upon AEC-Q100-002, CAN bus terminals stressed with respect to each other and to GND.

(3) Tested in accordance to AEC-Q100-011.

(4) Tested in accordance to JEDEC Standard 22, Test Method A115A.



# 7.3 ESD Ratings IEC Specification

				VALUE	UNIT
	System level electrostatic discharge (ESD)	CAN bus terminals (CANH, CANL)	ISO 10605 per SAE J2962-2: Powered Air Discharge <sup>(2)</sup>	±15000	V
			ISO 10605 per SAE J2962-2: Powered Contact Discharge <sup>(2)</sup>	±8000	V
			IEC 61000-4-2 (150 pF, 330 $\Omega$ ): Unpowered contact discharge	±15000	V
V <sub>(ESD)</sub>		V <sub>SUP</sub> and WAKE	IEC 61000-4-2 (150 pF, 330 Ω) Unpowered contact discharge	±6000	V
(LOD)	ISO 7637-2 Transients according to GIFT - ICT CAN EMC test specification <sup>(1)</sup>	CAN bus terminals (CANH, CANL) to GND, V <sub>SUP</sub> , WAKE	Pulse 1	- 100	V
			Pulse 2	+75	V
			Pulse 3a	- 150	V
			Pulse 3b	+100	V
	ISO 7637-3 Transients	CAN bus terminals (CANH, CANL) to GND, V <sub>SUP</sub> , WAKE	Direct coupling capacitor "slow transient pulse" with 100-nF coupling capacitor - powered	±85	V

(1) ISO 7637 is a system level transient test. Results given here are specific to the IBEE CAN EMC Test specification conditions. Different system level configurations will lead to different results.

(2) Verified by external test facility on SOIC package

### 7.4 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V	Battery supply (reverse-blocked) voltage range - standard version	4.5		45	V
V <sub>SUP</sub>	Battery supply (reverse-blocked) voltage range - H version	4.5		60	V
V <sub>CC</sub>	5V Supply Voltage	4.5		5.5	V
V <sub>IO</sub>	I/O supply voltage	2.8		5.5	V
I <sub>OH(LOGIC)</sub>	Logic terminal high level output current - RXD and nFAULT	- 2			mA
I <sub>OL(LOGIC)</sub>	Logic terminal low level output current - RXD and nFAULT			2	mA
I <sub>O(INH)</sub>	INH output current			1	mA
T <sub>A</sub>	Operational free-air temperature	- 55		125	°C

### 7.5 Thermal Information

		TCAN10		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DMT (VSON)	UNIT
		14 PINS	14 PINS	
R <sub>0 JA</sub>	Junction-to-ambient thermal resistance	78	33.1	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	33.6	30.5	°C/W
R <sub>0 JB</sub>	Junction-to-board thermal resistance	34.7	10.8	°C/W
ΨJT	Junction-to-top characterization parameter	5.7	0.4	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	34.3	10.7	°C/W
R <sub>0 JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	1.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



# 7.6 Dissipation Ratings

PARAMETER		TEST CONDITIONS	POWER DISSIPATION	UNIT
	Average power discipation	$V_{SUP}$ = 14 V, $V_{CC}$ = 5 V, $V_{IO}$ = 5 V, $T_J$ = 27°C, $R_L$ = 60 $\Omega$ , nSTB = 5 V, EN = 5 V, $C_{L,RXD}$ = 15 pF. Typical CAN operating conditions at 500 kbps with 25% transmission (dominant) rate.	58	mW
PD	Average power dissipation	$V_{SUP}$ = 14 V, $V_{CC}$ = 5.5 V, $V_{IO}$ = 5.5 V, $T_J$ = 150°C, $R_L$ = 50 $\Omega$ , nSTB = 5.5 V, EN = 5.5 V, $C_{L,RXD}$ = 15 pF. Typical high load CAN operating conditions at 1 Mbps with 50% transmission (dominant) rate and loaded network.	126	mW
T <sub>TSD</sub>	Thermal shutdown temperature		170	°C
T <sub>TSD_HYS</sub>	Thermal shutdown hysteresis		10	°C

# 7.7 Electrical Characteristics

Over recommended operating conditions with  $T_A = -55^{\circ}C$  to  $125^{\circ}C$  (unless otherwise noted).

	PARAMETE	R	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
SUPPLY CHA	RACTERISTICS		· ·				
		Normal, Silent, Go-to-Sle	еер		40	70	μA
I <sub>SUP</sub>	Supply current	Standby mode	$      Standby mode, V_{CC} > 4.5 \text{ V}, V_{IO} > 2.8 \text{ V}, \\ V_{INH} = V_{(WAKE)} = V_{SUP}                                    $		15	45	μΑ
	• 30F	Sleep mode	Sleep mode, $V_{CC} = V_{IO} = V_{INH} = 0 V$ $V_{(WAKE)} = V_{SUP}$		15	30	μA
		Deminent	See $[\underline{\aleph}]$ 8-2. TXD = 0 V, R <sub>L</sub> = 60 $\Omega$ , C <sub>L</sub> = open. Typical bus load.			70	mA
	Supply current		See 8-2. TXD = 0 V, R <sub>L</sub> = 50 Ω, C <sub>L</sub> = open. High bus load.			80	mA
	Normal mode V <sub>CC</sub>	Dominant with bus fault	See   8-2. TXD = 0 V, CANH = -25 V, R <sub>L</sub> = open, C <sub>L</sub> = open			110	mA
I <sub>CC</sub>		Recessive	See $[\underline{\aleph}]$ 8-2. TXD = V <sub>IO</sub> , R <sub>L</sub> = 50 $\Omega$ , C <sub>L</sub> = open, R <sub>CM</sub> = open			5	mA
	Supply current Silent a	and Go-to-Sleep mode	See 8-2. TXD = V <sub>IO</sub> , R <sub>L</sub> = 50 Ω, C <sub>L</sub> = open			2.5	mA
	Supply current Standb	y mode	See   8-2. EN = L, NSTB = L			5	
	Sleep mode		See 🕅 8-2. EN = H or L, NSTB = L			5	μA
		Normal mode	RXD floating, TXD = 0 V (dominant) nSTB = $V_{IO}$ , EN = $V_{IO}$			450	μA
I <sub>IO</sub>	I/O supply current	Normal, Silent or Go-to- Sleep mode	RXD floating, TXD = V <sub>IO</sub> recessive			5 -	μA μA
		Sleep mode	NSTB = L			5	μA
UV <sub>SUP</sub>	Undervoltage detectio	n on V <sub>SUP</sub> for protected mo	de	3.0		4.2	V
V <sub>HYS(UVSUP)</sub>	Hysteresis voltage on	UV <sub>SUP</sub>			50		mV
1.11.7	Rising undervoltage d	etection on V <sub>CC</sub> for protecte	ed mode		4.1	4.4	V
UV <sub>VCC</sub>	Falling undervoltage d	etection on V <sub>CC</sub> for protecte	ed mode	3.5	3.9		V
V <sub>HYS(UVVCC)</sub>	Hysteresis voltage on	UV <sub>VCC</sub>			200		mV
UV <sub>VIO</sub>	Undervoltage detectio	n on V <sub>IO</sub> for protected mode	e	1.3		2.75	V
V <sub>HYS(UVIO)</sub>	O) Hysteresis voltage on UV <sub>IO</sub>			80		mV	
Driver Electri	cal Characteristics						
	Bus output voltage	CANH	See   8-2 and  9-3, TXD = 0 V, Normal	2.75		4.5	V
V <sub>O(D)</sub> dominant - normal mode CANL		CANL	$\label{eq:rescaled} \begin{array}{ c c c } \mbox{mode, } 50 \leqslant R_L \leqslant 65 \ \Omega, \ C_L \mbox{= open}, \ R_{CM} \mbox{= } \\ \mbox{open} \end{array}$	0.5		2.25	V
V <sub>O(R)</sub>	Bus output voltage recessive	CANH and CANL	See [8] 8-2 and [8] 9-3, TXD = $V_{CC}$ , $V_{IO}$ = $V_{CC}$ , Normal or Silent <sup>(2)</sup> , $R_L$ = open, $R_{CM}$ = open	2	$0.5 \times V_{CC}$	3	V



# 7.7 Electrical Characteristics (continued)

Over recommended operating conditions with  $T_A = -55^{\circ}C$  to  $125^{\circ}C$  (unless otherwise noted).

	PARAMETER	<i>/</i> ·	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
			$ \begin{array}{c} \text{See} $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $	1.5		3	V
V <sub>OD(D)</sub>	Differential output voltage dominant	CANH - CANL	$\label{eq:seeminer} \begin{array}{ c c c c } \hline See $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $$	1.4		3	V
	volage dominant		See $\[Begin{array}{c} 8-2 \ and \[Begin{array}{c} 9-3 \ TXD = 0 \ V, \ Normal mode, \ R_L = 2240 \ \Omega, \ C_L = \ open, \ R_{CM} = \ open \ \end{array}$	1.5		5	V
			See $[\![t]]{8-2}$ and $[\![t]]{9-3},$ TXD = 0 V, Normal mode, 45 $\Omega \leqslant R_L \leqslant$ 70 $\Omega,$ $C_L$ = open, $R_{CM}$ = open	1.4		3.3	V
/	Differential output	CANH - CANL	See [ $\fill 8-2$ and [ $\fill 9-3$ , TXD = V <sub>CC</sub> , Normal or Silent mode <sup>(2)</sup> , R <sub>L</sub> = 60 $\Omega$ , C <sub>L</sub> = open, R <sub>CM</sub> = open	- 120		12	mV
V <sub>OD(R)</sub>	voltage recessive	CANT- CANE	See $[\ensuremath{\Re}]$ 8-2 and $[\ensuremath{\Re}]$ 9-3, TXD = V <sub>CC</sub> , Normal or Silent mode <sup>(2)</sup> , R <sub>L</sub> = open, C <sub>L</sub> = open, R <sub>CM</sub> = open	- 50		50	mV
V <sub>SYM</sub>	Driver symmetry, domi $V_{SYM} = (V_{O(CANH)} + V_{O})$		See $\[ \] 8-2$ and $\[ \] 10-4$ , Normal mode, C <sub>L</sub> = open, R <sub>CM</sub> = open, TXD = 1MHz <sup>(3)</sup>	0.9		1.1	V/V
V <sub>SYM_DC</sub>	Driver symmetry, domi V <sub>SYM(DC)</sub> = V <sub>CC</sub> - V <sub>O(CA</sub>		See $[8]$ 8-2 and $[8]$ 9-3, Normal or Silent mode, R <sub>L</sub> = 60 $\Omega$ , C <sub>L</sub> = open, R <sub>CM</sub> = open	- 400		400	mV
	Short circuit steady-sta	te output current	See 图 8-10 and 图 9-3, V <sub>CANH</sub> = -5 V, CANL = open, TXD = 0 V	- 100			mA
IOS(DOM)	dominant		See 图 8-10 and 图 9-3, V <sub>CANL</sub> = 40 V, CANH = open, TXD = 0 V			100	mA
OS(REC)	Short circuit steady-state output current		See $\begin{tabular}{lllllllllllllllllllllllllllllllllll$	- 5		5	mA
		CANH	STB = $V_{CC}$ or $V_{IO}$ , $R_L$ = open, $R_{CM}$ = open	- 0.1	0	0.1	V
V <sub>O(STB)</sub>	Bus output voltage Standby mode	CANL		- 0.1	0	0.1	V
		CANH - CANL		- 0.2	0	0.2	V
Receiver Ele	ctrical Characteristics	1					
V <sub>CM</sub>	Common mode range Normal and Silent mod	es	See 图 8-3 and 表 9-5	-30		30	V
V <sub>IT</sub>	Input threshold voltage	!	See $[8]$ 8-3 and $[atopia]$ 9-5, $V_{CM} \leq \pm 20 V$	500		900	mV
v II	Normal and Silent mod	es	See 图 8-3 and 表 9-5, $V_{CM}$ $\leqslant$ ±30 V	400		1000	mV
V <sub>REC</sub>	Receiver recessive vol	tage	See 图 8-3 and 表 9-5	-3		0.5	V
V <sub>DOM</sub>	Receiver dominant vol	5	Normal or Silent mode, V <sub>CM</sub> = ±20V	0.9		8	V
V <sub>HYS</sub>	Hysteresis voltage for Normal and Silent mod		See 图 8-3 and 表 9-5		120		mV
V <sub>IT(Sleep)</sub>	Input threshold Sleep mode			400		1150	mV
V <sub>REC(Sleep)</sub>	Receiver recessive vol Sleep mode		See 图 8-3 and 表 9-5; V <sub>CM</sub> = ±12	-3		0.4	V
V <sub>DOM(Sleep)</sub>	Receiver dominant volt Sleep mode	age		1.15		8	V
V <sub>CM</sub>	Common mode range Standby, Go-to-Sleep a	and Sleep modes	See 图 8-3 and 表 9-5	-12		12	V
I <sub>IOFF(LKG)</sub>		bus input leakage current	$\label{eq:candidation} \begin{array}{c} CANH = CANL = 5 \; V, \; V_{CC} = GND, \; V_{IO} = \\ GND, \; V_{SUP} = 0 \; V \end{array}$			4.8	μA
C <sub>I</sub>		round (CANH or CANL)	$TXD = V_{CC}, V_{IO} = V_{CC} $ <sup>(4)</sup>		24	30	pF
C <sub>ID</sub>		itance (CANH or CANL)			12	15	pF
R <sub>ID</sub>	Differential input resist		TXD = $V_{CC}$ = $V_{IO}$ = 5 V, Normal mode; -30 $\leq V_{CM} \leq +30V$	30		80	kΩ
R <sub>IN</sub>	Input resistance (CAN	,	~ *CM < 100 *	15		40	kΩ
R <sub>IN(M)</sub>	Input resistance matching: [1 - R <sub>IN(CANH)</sub> / R <sub>IN(CANL)</sub> ] × 100%		$V_{(CANH)} = V_{(CANL)} = 5V$	- 2%		2%	

8 Submit Document Feedback



# 7.7 Electrical Characteristics (continued)

Over recommended operating conditions with  $T_A = -55^{\circ}C$  to 125°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
R <sub>CBF</sub>	Valid differential load impedance range for bus fault circuitry	$R_{CM} = R_L, C_L = open$	45		70	Ω
TXD TERMI	NAL (CAN TRANSMIT DATA INPUT)					
V <sub>IH</sub>	High level input voltage		0.7 V <sub>IO</sub>			V
V <sub>IL</sub>	Low level input voltage				0.3 V <sub>IO</sub>	V
I <sub>IH</sub>	High level input leakage current	$TXD = V_{CC} = V_{IO} = 5.5 V$	- 2.5	0	1	μA
IIL	Low level input leakage current	TXD = 0 V, V <sub>CC</sub> = V <sub>IO</sub> = 5.5 V	- 100		- 2.5	μA
I <sub>LKG(OFF)</sub>	Unpowered leakage current	TXD = 5.5 V, V <sub>CC</sub> = V <sub>IO</sub> = 0 V	- 1	0	1	μA
Cl	Input capacitance	V <sub>IN</sub> = 0.4 x sin(2 x л x 2 x 10 <sup>6</sup> x t) + 2.5 V		5		pF
RXD TERM	NAL (CAN RECEIVE DATA OUTPUT)	1	1			
V <sub>OH</sub>	High level output voltage	See <u>\&amp;</u> 8-3, I <sub>O</sub> = −2 mA.	0.8 V <sub>IO</sub>			V
V <sub>OL</sub>	Low level output voltage	See <u>⊠</u> 8-3, I <sub>O</sub> = −2 mA.			0.2 V <sub>IO</sub>	V
nFAULT TE	RMINAL (FAULT AND STATUS OUTPUT)	1	I			
V <sub>OH</sub>	High level output voltage	See <u>⊠</u> 8-1, I <sub>O</sub> = −2 mA.	0.8 V <sub>IO</sub>			V
V <sub>OL</sub>	Low level output voltage	See <u>⊠</u> 8-1 I <sub>O</sub> = 2 mA.			0.2 V <sub>IO</sub>	V
nSTB TERM	IINAL (STANDBY MODE INPUT)					
VIH	High level input voltage		0.7 V <sub>IO</sub>			V
V <sub>IL</sub>	Low level input voltage				0.3 V <sub>IO</sub>	V
I <sub>IH</sub>	High level input leakage current	nSTB = V <sub>CC</sub> = V <sub>IO</sub> = 5.5 V	0.5		10	μA
IIL	Low level input leakage current	nSTB = 0 V, V <sub>CC</sub> = V <sub>IO</sub> = 5.5 V	- 1		1	μA
I <sub>LKG(OFF)</sub>	Unpowered leakage current	nSTB = 5.5 V, V <sub>CC</sub> = 0V, V <sub>IO</sub> = 0 V	- 1	0	1	μA
EN TERMIN	AL (ENABLE MODE INPUT)	1	1			
V <sub>IH</sub>	High level input voltage		0.7 V <sub>IO</sub>			V
V <sub>IL</sub>	Low level input voltage				0.3 V <sub>IO</sub>	V
I <sub>IH</sub>	High level input leakage current	EN = V <sub>CC</sub> = V <sub>IO</sub> = 5.5 V	0.5		10	μA
IIL	Low level input leakage current	EN = 0 V, V <sub>CC</sub> = V <sub>IO</sub> = 5.5 V	- 1		1	μA
I <sub>LKG(OFF)</sub>	Unpowered leakage current	EN = 5.5 V, V <sub>CC</sub> = 0V, V <sub>IO</sub> = 0 V	- 1	0	1	μA
INH TERMIN	NAL (INHIBIT OUTPUT)	1	1			
${\scriptstyle \Delta V_{H}}$	High level voltage drop INH with respect to $\mathrm{V}_{\mathrm{SUP}}$	I <sub>INH</sub> = -0.5 mA		0.5	1	V
I <sub>LKG(INH)</sub>	Leakage current	INH = 0 V, Sleep Mode	-5		5	μA
Wake TERN	IINAL (WAKE INPUT)	1				
V <sub>IH</sub>	High level input voltage	Standby and Sleep Mode	V <sub>SUP</sub> - 1.9			V
V <sub>IL</sub>	Low level input voltage	Standby and Sleep Mode			V <sub>SUP</sub> - 3.5	V
I <sub>IH</sub>	High level input current <sup>(5)</sup>	WAKE = V <sub>SUP</sub> - 1 V	- 25	- 15		μA
IIL	Low level input current <sup>(5)</sup>	WAKE = 1 V		15	25	μA

(1) All typical values are at 25°C and supply voltages of  $V_{CC}$  = 5 V,  $V_{IO}$  = 3.3 V, and  $R_L$  = 60  $\Omega$ . Unless otherwise noted.

(2) The recessive bus voltage will be the same if the device is in Normal mode with the nSTB and EN terminals high or if the device is in Silent mode with the nSTB terminal high and EN terminal low.

(3) The bus output voltage symmetry,  $V_{SYM}$ , is measured using  $R_{TERM}$  / 2 = 30  $\Omega$  and  $C_{SPLIT}$  = 4.7 nF as shown in 🕅 10-4

(4) Specified by design and verified during product validation using the ISO 11898-2 method.

(5) To minimize system level current consumption, the WAKE pin will automatically configure itself based on the applied voltage to have either an internal pull-up or pull-down current source. A high level input results in an internal pull-up and a low level input results in an internal pull-down. For more information, refer to Section 10.4.6.2



### 7.8 Switching Characteristics

Over recommended operating conditions with  $T_A = -55^{\circ}C$  to  $125^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNI T
DRIVER SWIT	CHING CHARACTERISTICS					
t <sub>pHR</sub>	Propagation delay time, high TXD to driver recessive			50		ns
t <sub>pLD</sub>	Propagation delay time, low TXD to driver dominant	Soo 🕅 9 2 Normal mada P		40		ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>pHR</sub> - t <sub>pLD</sub>  )	See 图 8-2, Normal mode. R <sub>L</sub> = 60 Ω, C <sub>L</sub> = 100 pF, R <sub>CM</sub> =		10		ns
t <sub>R</sub>	Differential output signal rise time	open		45		ns
t <sub>F</sub>	Differential output signal fall time	-		45		ns
t <sub>TXD_DTO</sub>	Dominant time out	See <b>8-9</b> , R <sub>L</sub> = 60 Ω, C <sub>L</sub> = open	1.2		3.8	ms
RECEIVER SV	VITCHING CHARACTERISTICS					
t <sub>pRH</sub>	Propagation delay time, bus recessive input to high RXD			50		ns
t <sub>pDL</sub>	Propagation delay time, bus dominant input to RXD low output	See 图 8-3		50		ns
t <sub>R</sub>	Output signal rise time (RXD)	- C <sub>L(RXD)</sub> = 15 pF		8		ns
t <sub>F</sub>	Output signal fall time (RXD)	-	······································	8		ns
t <sub>BUS_DOM</sub>	Dominant time out	See Figure 17, $R_L$ = 60 $\Omega$ , $C_L$ = open	1.3		3.8	ms
t <sub>CBF</sub>	Bus fault detection time	$\begin{array}{c} \text{45} \ \Omega \leqslant \text{R}_{\text{CM}} \leqslant \text{70} \ \Omega \text{, } \text{C}_{\text{L}} = \\ \text{open} \end{array}$	1.9			μs
Wake Termina	il (Wake input)					
t <sub>WAKE_HT</sub>	WAKE hold time See 🕅 8-12 and 🕅 8-13 Time required for LWU from a high to low or low to high on WAKE		5		50	μs
Device Switch	ing Characteristics					
t <sub>PROP(LOOP1)</sub>	Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant	See 🗏 8-5, Normal mode, RL		100	160	ns
t <sub>PROP(LOOP2)</sub>	Total loop delay, driver input (TXD) to receiver output (RXD), dominant to recessive	- = 60 Ω, C <sub>L</sub> = 100 pF, C <sub>L(RXD)</sub> = - 15 pF		110	175	ns
t <sub>MODE1</sub>	Mode change time	See $[\mbox{\ensuremath{\mathbb{K}}}\xspace{1.5ex} 8-4 \mbox{ and }\mbox{\ensuremath{\mathbb{K}}}\xspace{1.5ex} 8-5, \mbox{ Mode} \ change time for leaving Sleep mode to entering normal and silent mode after V_{CC} and V_{IO} have crossed UV thresholds$			20	μs
t <sub>MODE2</sub>	Mode change time	Mode changes between Normal, Silent and Standby modes, and Sleep to Standby mode transition			10	μs
t <sub>UV_RE-ENABLE</sub>	Re-enable time after under voltage event	Time for device to return to normal operation from UV <sub>VCC</sub> or UV <sub>VIO</sub> under voltage event			200	μs
t <sub>Power_Up</sub>	Power up time on V <sub>SUP</sub>	See 图 8-11		250		μs
t <sub>WK_FILTER</sub>	Bus time to meet filtered bus requirements for wake up request	See   9-5	0.5		1.8	μs
twk_timeout	Bus Wake-up timeout value	See   9-5	0.5		2	ms
t <sub>UV</sub>	Undervoltage filter time for V <sub>IO</sub> and V <sub>CC</sub>	$V_{IO} \leq UV_{VIO}$ or $V_{CC} < UV_{VCC}$	159		340	ms
t <sub>Go_To_Sleep</sub>	Minimum hold time for transition to sleep mode	EN = H and nSTB = L	100		50	μs
FD Timing Pa	•	1				·




### 7.8 Switching Characteristics (continued)

Over recommended operating conditions with  $T_A = -55^{\circ}C$  to  $125^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup> MAX	UNI T
+	Bit time on CAN bus output pins with t <sub>BIT(TXD)</sub> = 500 ns, all devices		435	530	ns
t <sub>BIT(BUS)</sub>	Bit time on CAN bus output pins with $t_{BIT(TXD)}$ = 200 ns, G device variants only		155	210	ns
+	Bit time on RXD output pins with t <sub>BIT(TXD)</sub> = 500 ns, all devices	Normal mode, $R_L = 60 \Omega$ , $C_L = 100 pF$ ,	400	550	ns
t <sub>BIT(RXD)</sub>	Bit time on RXD output pins with $t_{BIT(TXD)}$ = 200 ns, G device variants only	$C_{L(RXD)}$ = 15 pF, $\Delta t_{REC}$ = $t_{BIT(RXD)}$ - $t_{BIT(BUS)}$	120	220	ns
	Receiver timing symmetry with $t_{BIT(TXD)}$ = 500 ns, all devices		-65	40	ns
∆ t <sub>REC</sub>	Receiver timing symmetry with $t_{BIT(TXD)}$ = 200 ns, G device variants only		-45	15	ns




# 7.9 Typical Characteristics






### **8 Parameter Measurement Information**




Copyright © 2016, Texas Instruments Incorporated

#### 图 8-1. Supply Test Circuit








Copyright © 2016, Texas Instruments Incorporated

图 8-3. Receiver Test Circuit and Measurement

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback 13





Copyright © 2017, Texas Instruments Incorporated








图 8-5. t<sub>MODE2</sub> Test Circuit and Measurement, Normal Mode to Silent Mode









Copyright © 2016, Texas Instruments Incorporated










Copyright © 2016, Texas Instruments Incorporated

Texas

INSTRUMENTS


www.ti.com.cn





Copyright © 2016, Texas Instruments Incorporated


#### 图 8-9. TXD Dominant Timeout Test Circuit and Measurement




Copyright © 2016, Texas Instruments Incorporated

#### 图 8-10. Driver Short-Circuit Current Test and Measurement



















# 9 Detailed Description

### 9.1 Overview

The TCAN1043xx-Q1 meets or exceeds the specifications of the ISO 11898-2 (2016) High Speed CAN (Controller Area Network) physical layer standard. The device has been certified to the requirements of ISO11898-2/5 according to the GIFT/ICT High Speed CAN test specification.

This device provides CAN transceiver differential transmit capability to the bus and differential receive capability from the bus. The device includes many protection features providing device and CAN bus robustness. All of the devices are available to support CAN and CAN FD (Flexible Data Rate) up to 2 Mbps while the G version of the device support CAN and CAN FD data rates up to 5 Mbps.

### 9.2 Functional Block Diagram





### 9.3 Feature Description

#### 9.3.1 Internal and External Indicator Flags (nFAULT and RXD)

The following device status indicator flags are implemented to allow for the MCU to determine the status of the device and the system. In addition to faults, the nFAULT terminal also signals wake up requests and a "cold" power-up sequence on the  $V_{SUP}$  battery terminal so the system can do any diagnostics or cold booting sequence necessary. The RXD terminal indicates wake up request and the faults are multiplexed (ORed) to the nFAULT output.

EVENT	FLAG NAME	CAUSE	INDICATORS <sup>(1)</sup>	FLAG IS CLEARED	COMMENT
Power-up	PWRON	Power up on VSUP and any return of VSUP after it has been below UV <sub>VSUP</sub>	nFAULT = L upon entering Silent mode from Standby, Go-to- Sleep, or Sleep mode	After transition to normal mode	
Wake-up Request	WAKERQ <sup>(2)</sup>	Wake up event on CAN bus, state transition on WAKE pin, or initial power up	nFAULT = RXD = L after wake up in standby mode, go-to-sleep mode, and sleep mode	After transition to normal mode, or either a UV <sub>VCC</sub> or UV <sub>VIO</sub> event	Wake up request may only be set from standby, Go-to-sleep, or sleep mode. Resets timers for UV <sub>VCC</sub> or UV <sub>VIO</sub>
Wake-up Source Recognition <sup>(3)</sup>	Wake-up Source bus, state transition on = L indicates wake from WAKESR WAKE nin initial nower WAKE terminal nEALILT		After four recessive to dominant edges on TXD in normal mode, leaving normal mode, or either a $UV_{VCC}$ or $UV_{VIO}$ event	A LWU source flag is set on intial power up	
	UVVCC	Under voltage V <sub>CC</sub>	Not externally indicated	VC <sub>C</sub> returns, or Wake-up request occurs	
Under voltage	UVVIO	Under voltage V <sub>IO</sub>	Not externally indicated	V <sub>IO</sub> returns, or Wake-up request occurs	
chuci volago	UVVSUP	Under voltage V <sub>SUP</sub>	Not externally indicated	V <sub>SUP</sub> returns	V <sub>SUP</sub> undervoltage event triggers the PWRON and WAKERQ flags upon return of VSUP
CAN Bus Failures	CBF	$\begin{array}{c} \text{CANH shorted to GND,} \\ \text{V}_{\text{CC}}, \text{V}_{\text{SUP}} \text{ or CANL} \\ \text{shorted to GND, } \text{V}_{\text{CC}}, \\ \text{V}_{\text{SUP}} \end{array}$	nFAULT = L in Normal mode only <sup>(5)</sup>	Upon leaving Normal mode	Failure must persist for four consecutive dominant to recessive transistions
	TXDDTO	$\begin{array}{l} \mbox{TXD Dominant Time Out,} \\ \mbox{dominant (low) signal for} \\ \mbox{$t \ge t_{TXD_DTO$}$} \end{array}$		RXD = L and TXD = H, or upon transitioning into	CAN driver remains disabled until the TXDDTO is cleared
	TXDRXD	TXD and RXD pins are shorted together for t ≥ t <sub>TXD_DTO</sub>		Normal, Standby, Go-to- Sleep, or Sleep modes	CAN driver remains disabled until the TXDRXD is cleared
Local Faults	CANDOM	CAN bus dominant fault, when dominant bus signal received for t ≥ t <sub>BUS_DOM</sub>	nFAULT = L upon entering Silent mode from Normal mode	RXD = H, or upon transitioning into Normal, Standby, Go-to-Sleep, or Sleep modes	Driver remains enabled
	TSD	Thermal Shutdown, junction temperature $\geq$ $T_{TSD}$		T <sub>J</sub> drops below t <sub>TSD</sub> and either RXD = L and TXD = H, or upon transitioning into Normal, Standby, Go-to-Sleep, or Sleep modes	CAN driver remains disabled until the TSD is cleared

表 9-1. Device Status Indicator Flags

(1)  $V_{IO}$  and  $V_{SUP}$  are present

(2) Transitions to Go-to-sleep mode is blocked until WAKERQ flag is cleared

(3) Wake-up source recognition reflects the first wake up source. If additional wake-up events occur the source still indicates the original wake up source

(4) Indicator is only available in normal mode until the flag is cleared

(5) CAN Bus failure flag is indicated after four recessive to dominant edges on TXD



### 9.3.2 Power-Up Flag (PWRON)

This is an internal and external flag that is set and controls the power up state of the device. The device powers on to standby mode with the PWRON flag set after  $V_{SUP}$  has cleared the under voltage lock out for  $V_{SUP}$ ,  $UV_{VSUP}$ 

#### 9.3.3 Wake-Up Request Flag (WAKERQ)

This is an internal and external flag that can be set in standby, go-to-sleep, or sleep mode. This flag is set when either a valid local wake up (LWU) request occurs, or a valid remote wake request occurs, or on power up on  $V_{SUP}$ . The setting of this flag clears  $t_{UV}$  timer for the  $UV_{VCC}$  or  $UV_{VIO}$ . This flag is cleared upon entering normal mode or during a under voltage event on  $V_{CC}$  or  $V_{IO}$ .

#### 9.3.4 Wake-Up Source Recognition Flag (WAKESR)

This flag is an internal and external flag that is set high or low after a valid local wake up (LWU) request occurs, or a valid remote wake request occurs. This flag is only available in Normal mode before four recessive to dominant transitions occur on TXD. If the nFAULT pin is high after entering normal mode, this indicates that a remote wake request was received. If the nFAULT output is low after entering Normal mode, this indicates that a local wake up event occurred. Upon power up on  $V_{SUP}$ , or after and under voltage event on  $V_{SUP}$ , the local wake up request is indicated on nFAULT.

#### 9.3.5 Undervoltage Fault Flags

The TCAN1043xx-Q1 device comes with undervoltage detection circuits on all three supply terminals:  $V_{SUP}$ ,  $V_{CC}$ , and  $V_{IO}$ . These flags are internal flags and are not indicated on the nFAULT terminal.

#### 9.3.5.1 Undervoltage on V<sub>CC</sub> Fault

This internal flag is set when the voltage on  $V_{CC}$  drops below the undervoltage detection voltage threshold,  $UV_{VCC}$ , for longer than the undervoltage filter time,  $t_{UV}$ .

#### 9.3.5.2 Undervoltage on V<sub>IO</sub> Fault

This internal flag is set when the voltage on  $V_{IO}$  drops below the undervoltage detection voltage threshold,  $UV_{VIO}$ , for longer than the undervoltage filter time,  $t_{UV}$ .

#### 9.3.5.3 Undervoltage on V<sub>SUP</sub> Fault

This internal flag is set when the voltage on V<sub>SUP</sub> drops below the undervoltage detection voltage threshold, UV<sub>VSUP</sub>. While this flag is not externally indicated, the PWRON and WAKERQ flags are set once the V<sub>SUP</sub> supply returns

#### 9.3.6 CAN Bus Failure Fault Flag

The TCAN1043xx-Q1 devices are able to detect the following six faults that can occur on the CANH and CANL bus terminals. These faults are only detected in Normal mode and are only indicated via the nFAULT terminal while in Normal mode.

- 1. CANH bus pin shorted  $V_{SUP}$
- 2. CANH bus pin shorted  $V_{CC}$
- 3. CANH bus pin shorted GND
- 4. CANL bus pin shorted  $V_{SUP}$
- 5. CANL bus pin shorted  $V_{CC}$
- 6. CANL bus pin shorted GND

These failures are detected while transmitting a dominant signal on the CAN bus. If one of these fault conditions persists for four consecutive dominant bit transmissions, the nFAULT indicates a CAN bus failure flag in Normal mode by driving the nFAULT pin low. The CAN bus driver remains active.

The bus fault failure circuitry is able to detect bus faults for a range of differential resistance loads ( $R_{CBF}$ ) and for any time greater than  $t_{CBF\_MIN}$ .



### 9.3.7 Local Faults

Local faults are detected in both Normal mode and Silent mode, but are only indicated via the nFAULT pin when transitioned form Normal mode to Silent mode. All other mode transitions clear the local fault flag indicators.

#### 9.3.7.1 TXD Dominant Timeout (TXD DTO)

During Normal mode, the only mode where the CAN driver is active, the TXD DTO circuit prevents the local node from blocking network communication in event of a hardware or software failure where TXD is held dominant longer than the time out period  $t_{TXD_DTO}$ . The TXD DTO circuit is triggered by a falling edge on TXD. If no rising edge is seen before the time out constant of the circuit,  $t_{TXD_DTO}$ , expires, the CAN driver is disabled. This keeps the bus free for communication between other nodes on the network. The CAN driver is re-activated when a recessive signal is seen on the TXD terminal, thus clearing the dominant time out. The receiver and RXD terminal reflects what is on the CAN bus and the bus terminals is biased to recessive level during a TXD DTO. This fault is indicated via the TXDDTO flag shown on the nFAULT terminal.




图 9-1. Example Timing Diagram for TXD DTO

Note

The minimum dominant TXD time allowed by the TXD DTO circuit limits the minimum possible transmitted data rate of the device. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. The minimum transmitted data rate may be calculated by: Minimum Data Rate = 11 bits /  $t_{TXD_DTO}$  = 11 bits / 1.2 ms = 9.2 kbps.

#### 9.3.7.2 TXD Shorted to RXD Fault

The TXDRXD flag is set if the device detects that the TXD and RXD lines have been shorted together for t  $\geq t_{TXD_DTO}$ . This fault is then indicated via the nFAULT terminal. The CAN driver is disabled until the TXDRXD fault is cleared.

This fault is only indicated in Normal mode and Silent mode.

#### 9.3.7.3 CAN Bus Dominant Fault

The CAN bus dominant fault detects if the CAN bus is stuck in a permanent dominant (low) state. This fault is detected when the device detects a dominant on the bus for time  $\ge t_{BUS\_DOM}$ . This fault is then indicated via the CANDOM flag shown on the nFAULT terminal.



This fault is only indicated on the nFAULT pin in Silent mode. This fault can also be seen on the RXD pin as a dominant pulse for a time  $\ge$  t<sub>BUS DOM</sub>.

#### 9.3.7.4 Thermal Shutdown (TSD)

If the junction temperature of the device exceeds the thermal shut down threshold, the device turns off the CAN driver circuits thus blocking the TXD to the bus transmission path. The shutdown condition is cleared when the junction temperature of the device drops below the thermal shutdown temperature of the device. If the fault condition that caused the thermal shutdown is still present, the temperature may rise again causing the device to reenter thermal shut down. Prolonged operation with thermal shutdown conditions may affect device reliability. The thermal shutdown circuit includes hysteresis to avoid oscillation of the driver output. This fault is indicated via the TSD flag shown on the nFAULT terminal.

#### 9.3.7.5 RXD Recessive Fault

The RXD recessive fault detects if the RXD terminal is stuck (clamped) in a permanent recessive state. This fault is detected when the device transmits four dominant bits to the bus via TXD but the RXD output does not follow. This fault is then indicated via the RXDREC flag shown on the nFAULT terminal.

### 9.3.7.6 Undervoltage Lockout (UVLO)

The supply terminals have under voltage detection which puts the device in protected mode if one of the supply rails drop below the threshold voltage. This protects the bus and system during an under voltage event on either  $V_{SUP}$ ,  $V_{CC}$  or  $V_{IO}$  supply terminals. These faults are internal fault flags and are not indicated via the nFAULT terminal.

During an undervoltage event on  $V_{CC}$  or  $V_{IO}$  the device goes into protected mode and the driver is disabled. After the UV timer expires, the device transitions into sleep mode and the INH pin goes into a high impedance state. In the event of a UV on  $V_{IO}$  where the mode pins are no longer driven, the device transitions into standby mode (due to internal fail safe biasing on the NSTB and EN pins) until the UV timer expires and the device transitions into sleep mode.

The  $V_{CC}$  and  $V_{IO}$  undervoltage detection circuits share the same timer. Therefore, if an undervoltage on one supply occurs and the timers starts, and then during the undervoltage the other supply has an undervoltage event before the first supply recovers the timer does not reset.

Once an under voltage condition is cleared and the supplies have returned to valid levels the device typically needs 200 µs to transition to normal operation.

#### 9.3.7.7 Unpowered Device

The device is designed to be an "ideal passive" or "no load" to the CAN bus if it is unpowered. The bus terminals (CANH, CANL) have extremely low leakage currents when the device is un-powered so they do not load down the bus. This is critical if some nodes of the network are unpowered while the rest of the of network remains in operation.

Logic terminals also have extremely low leakage currents when the device is un-powered so they do not load down other circuits which may remain powered.



### 9.3.7.8 Floating Terminals

These devices have internal pull ups on critical terminals to place the device into known states if the terminals float. See  $\frac{1}{2}$  9-2 for details on terminal bias conditions.

TERMINAL	PULL UP or PULL DOWN	COMMENT						
TXD	Pull up	Weakly biases TXD toward recessive to prevent bus blockage or TXD DTO triggering						
nSTB	nSTB Pull down Weakly biases nSTB terminal towards low power Stand prevent excessive system power							
EN	Pull down	Weakly biases EN terminal towards low power mode to prevent excessive system power						

#### 表 9-2. Terminal Failsafe Biasing

#### Note

The internal bias should not be relied on by design, especially in noisy environments but should be considered a fall back protection. Special care needs to be taken when the device is used with MCUs using open drain outputs. TXD is weakly internally pulled up. The TXD pull up strength and CAN bit timing require special consideration when this device is used with an open drain TXD output on the microprocessor CAN controller. An adequate external pull up resistor must be used to ensure that the TXD output of the microprocessor maintains adequate bit timing input to the CAN transceiver.

#### 9.3.7.9 CAN Bus Short Circuit Current Limiting

The TCAN1043xx-Q1 has several protection features that limit the short circuit current when a CAN bus line is shorted. These include CAN driver current limiting (dominant and recessive). The device has TXD dominant time out which prevents permanently having the higher short circuit current of dominant state in case of a system fault. During CAN communication the bus switches between dominant and recessive states, thus the short circuit current may be viewed either as the current during each bus state or as a DC average current. For system current and power considerations in the termination resistors and common mode choke ratings, the average short circuit current should typically be used. The percentage dominant is limited by the TXD dominant time out and CAN protocol which has forced state changes and recessive bits such as bit stuffing, control fields, and interframe space. These ensure there is a minimum recessive amount of time on the bus even if the data field contains a high percentage of dominant bits.

The short circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short circuit currents. The average short circuit current may be calculated with 方程式 1.

 $I_{OS(AVG)} = \% Transmit \times [(\% REC_Bits \times I_{OS(SS)_REC}) + (\% DOM_Bits \times I_{OS(SS)_DOM})] + [\% Receive \times I_{OS(SS)_REC}]$ (1)

Where:

- I<sub>OS(AVG)</sub> is the average short circuit current
- %Transmit is the percentage the node is transmitting CAN messages
- %Receive is the percentage the node is receiving CAN messages
- · %REC\_Bits is the percentage of recessive bits in the transmitted CAN messages
- · %DOM\_Bits is the percentage of dominant bits in the transmitted CAN messages
- I<sub>OS(SS) REC</sub> is the recessive steady state short circuit current
- I<sub>OS(SS)</sub> DOM is the dominant steady state short circuit current

#### Note

The short circuit current and possible fault cases of the network should be taken into consideration when sizing the power ratings of the termination resistance and other network components.



### 9.4 Device Functional Modes

The device has four main operating modes: Normal mode, Standby mode, Silent mode and Sleep mode, and one transitional mode called Go-to-Sleep mode. Operating mode selection is made via the nSTB and EN input terminals in conjunction with supply conditions and wake events.

$\rm V_{CC}$ and $\rm V_{IO}$	V <sub>SUP</sub>	EN	nSTB	WAKERQ Flag	Mode	Driver	Receiver	RXD	Bus Bias	INH
> UV <sub>VCC</sub> & > UV <sub>VIO</sub>	> UV <sub>VSUP</sub>	н	н	x	Normal	Enabled	Enabled	Mirrors Bus State	V <sub>CC</sub> /2	ON
> UV <sub>VCC</sub> & > UV <sub>VIO</sub>	> UV <sub>VSUP</sub>	L	н	X	Silent	Disabled (OFF)	Enabled	Mirrors Bus State	V <sub>CC</sub> /2	ON
> UV <sub>VCC</sub> & > UV <sub>VIO</sub>	> UV <sub>VSUP</sub>	Н	L	Cleared	Go-to-Sleep <sup>(1)</sup>	Disabled (OFF)	Low Power Bus Monitor Enabled (ON)	High or High Z (no V <sub>IO</sub> )	Weak pull to GND	ON <sup>(2)</sup>
				Cleared	Sleep <sup>(3)</sup>	Disabled (OFF)	Low Power Bus Monitor Enabled (ON)	High or High Z (no V <sub>IO</sub> )	Weak pull to GND	OFF
				Set	Standby	Disabled (OFF)	Low Power Bus Monitor Enabled (ON)	LOW signals wake up	Weak pull to GND	ON
> UV <sub>VCC</sub> & > UV <sub>VIO</sub>	> UV <sub>VSUP</sub>	L	L	x	Standby	Disabled (OFF)	Low Power Bus Monitor Enabled (ON)	LOW signals wake up	Weak pull to GND	ON
< UV <sub>VCC</sub> & <uv<sub>VIO</uv<sub>	> UV <sub>VSUP</sub>	х	x	x	Sleep	Disabled (OFF)	Low Power Bus Monitor Enabled (ON)	High or High Z (no V <sub>IO</sub> )	Weak pull to GND	OFF (High Z)
х	< UV <sub>VSUP</sub>	х	Х	x	Protected	Disabled (OFF)	Disabled (OFF)	High Z	High Z	OFF (High Z)

<b>表 9-3</b>	Operating	Modes
AC 3-3.	Operating	woues

Go-to-sleep: Transitional mode for EN = H, nSTB = L until  $t_{go\_to\_sleep}$  timer has expired The INH pin transitions to high Z (off) after  $t_{go\_to\_sleep}$  timer has expired (1)

(2)

Mode change from Go-to-Sleep mode to sleep mode once tgo to sleep timer has expired (3)

#### 9.4.1 CAN Bus States

The CAN bus has two logical states during operation: recessive and dominant. See 图 9-2 and 图 9-3.

In the recessive bus state the bus is biased to a common mode of approximately  $V_{CC}/2$  (2.5 V) via the high resistance internal input resistors of the receiver of each node on the bus. Recessive is equivalent to a logic high and is typically a differential voltage on the bus of approximately 0 V.


The dominant bus state is when the bus is driven differentially by one or more drivers. Current flows through the termination resistors and generates a differential voltage on the bus. Dominant is equivalent to a logic low and is a differential voltage on the bus greater than the minimum threshold for a CAN dominant. A dominant state overwrites the recessive state.


During arbitration, multiple CAN nodes may transmit a dominant bit at the same time. In this case, the differential voltage of the bus is greater than the differential voltage of a single driver.

The host microprocessor of the CAN node uses the TXD terminal to drive the bus and receives data from the bus on the RXD terminal.

The TCAN1043xx-Q1 transceivers has a third bus state in low power standby mode where the bus terminals are weakly biased to ground via the high resistance internal resistors of the receiver. See 🛽 9-2 and 🖾 9-3.








- A. Normal and Silent Modes
- B. Sleep and Standby Modes







\*The enable pin can be in a logical high or low state while in sleep mode but since it has an internal pull-down, the lowest possible power consumption occurs when the pin is left either floating or pulled low externally.

#### 图 9-4. State Diagram



#### 9.4.2 Normal Mode

This is the normal operating mode of the device. The CAN driver and receiver are fully operational and CAN communication is bi-directional. The driver is translating a digital input on TXD to a differential output on CANH and CANL. The receiver is translating the differential signal from CANH and CANL to a digital output on RXD

Entering Normal mode clears both the WAKERQ and PWRON flags.

#### 9.4.3 Silent Mode

Silent mode is commonly referred to as listen only and receive only mode. In this mode, the CAN driver is disabled but the receiver is fully operational and CAN communication is unidirectional into the device. The receiver is translating the differential signal from CANH and CANL to a digital output on the RXD terminal.

In Silent mode, the PWRON, and Local Failure Flags can be polled.

#### 9.4.4 Standby Mode

Standby mode is a low power mode where the driver and receiver are disabled, reducing current consumption. However, this is not the lowest power mode of the device since the INH terminal is on, allowing the rest of the system to resume normal operation.

During standby mode, a wake up request (WAKERQ) is indicated by the RXD terminal being low. The wake up source is identified via the nFAULT pin after the device is returned to normal mode.

#### 9.4.5 Go-to-Sleep Mode

Go-to-Sleep mode is the transitional mode of the device from any state to sleep. In this state the driver and receiver are disabled, reducing the current consumption. However, the INH terminal is on allowing the rest of the system to resume normal operation. If the device is held in this state for time  $\geq t_{go_to_sleep}$  the device transitions to sleep mode and the INH is turned off (high Z).

Entering Go-to-Sleep Mode from standby mode is gated if the WAKERQ flag is set. Once this flag is cleared the transition is no longer gated.

#### 9.4.6 Sleep Mode with Remote Wake and Local Wake Up Requests

Sleep mode is the lowest power mode of the device. The CAN driver and main receiver are turned off and bidirectional CAN communication is not possible.

The low power receiver with bus monitor and WAKE circuits are supplied via the V<sub>SUP</sub> supply terminal. The low power receiver is able to monitor the bus for any activity that validates the wake up pattern (WUP) requirements, and the WAKE monitoring circuit monitors for state changes on the WAKE terminal for a local wake up (LWU) event. The V<sub>CC</sub> and V<sub>IO</sub> supplies may be turned off or be controlled via the INH output for additional system level current savings.

The valid wake up sources in sleep mode are:

- Remote wake request: CAN bus activity that validates the WUP requirements
- Local wake up (LWU) request: state change on WAKE terminal

Additionally, EN and nSTB can be used to change modes if both  $V_{CC}$  and  $V_{IO}$  are powered.

If a bus wake up pattern (WUP) or local wake up (LWU) event occurs, the internal WAKERQ flag is set and the device transitions to standby mode which in turn sets the INH output high. The wake up source recognition flag (WAKESR) is set either high or low to identify which wake event occurred. This flag can be polled via the nFAULT pin after the device is returned to normal mode and only until there have been four recessive to dominant transitions on the TXD pin.

The wake source (WAKESR) flag has two states:

- Low: This indicates that the wake up source was via the WAKE pin.
- High: This indicates that a remote wake request via the CAN bus occurred.

If both a local wake and a remote wake request occur, the device indicates whichever event was completed first.



The device transitions into sleep mode if at any time either or both the  $V_{CC}$  or  $V_{IO}$  supplies have an under voltage condition that lasts longer than timer  $t_{UV}$ . If  $V_{IO}$  remains active in sleep mode, it is recommended to drive the EN pin low once the device has transitioned into sleep mode to reduce the current consumption due to the internal pull-down on the EN terminal.

#### 9.4.6.1 Remote Wake Request via Wake Up Pattern (WUP)

The TCAN1043xx-Q1 use the multiple filtered dominant wake up pattern (WUP) from ISO 11898-2 (2016) to qualify bus activity. The WUP is active for both sleep and standby modes and results in the RXD terminal being driven low after a valid pattern is received.

The WUP consists of a filtered dominant pulse, followed by a filtered recessive pulse, and finally by a second filtered dominant pulse. The first filtered dominant initiates the WUP, and the bus monitor then waits on a filtered recessive; other bus traffic does not reset the bus monitor. Once a filtered recessive is received the bus monitor is waiting for a filtered dominant and again, other bus traffic does not reset the bus monitor. Immediately upon reception of the second filtered dominant the bus monitor recognizes the WUP and transition to standby mode, drives the INH output high and sets the RXD terminal low (if  $V_{IO}$  is present) to signal the wake up request.


For a dominant or recessive to be considered "filtered", the bus must be in that state for more than the  $t_{WK\_FILTER}$  time. Due to variability in  $t_{WK\_FILTER}$  the following scenarios are applicable. Bus state times less than  $t_{WK\_FILTER(MIN)}$  are never detected as part of a WUP and thus no wake request is generated. Bus state times between  $t_{WK\_FILTER(MIN)}$  and  $t_{WK\_FILTER(MAX)}$  may be detected as part of a WUP and a wake request may be generated. Bus state times greater than  $t_{WK\_FILTER(MAX)}$  will always be detected as part of a WUP and thus a wake request will always be generated. See  $\boxed{8}$  9-5 for the timing diagram of the WUP.

The pattern and t<sub>WK\_FILTER</sub> time used for the WUP and wake request prevents noise and bus stuck dominant faults from causing false wake requests while allowing any CAN or CAN FD message to initiate a wake request.

If the device is switched to normal mode or an under voltage event occurs on either the  $V_{CC}$  or  $V_{IO}$  supplies, the wake request is lost.

ISO 11898-2 (2016) has two sets of times for a short and long wake up filter times. The  $t_{WK\_FILTER}$  timing for the TCAN1043xx-Q1 devices have been picked to be within the min and max values of both filter ranges. This timing has been chosen such that a single bit time at 500 kbps, or two back to back bit times at 1 Mbps triggers the filter in either bus state.





The RXD pin is only driven once  $V_{IO}$  is present.


#### 图 9-5. Wake Up Pattern (WUP)


For an additional layer of robustness and to prevent false wake-ups, these devices implement a timeout feature. For a remote wake up event to successfully occur, the entire WUP must be received within the timeout value t <  $t_{WK\_timeout}$  (see  $\bigotimes$  9-5). If not, the internal logic is reset and the part remains in its current state without waking up. The full pattern must then be retransmitted, conforming to the constraints mentioned in this section and shown in figure  $\bigotimes$  9-5.

#### 9.4.6.2 Local Wake Up (LWU) via WAKE Input Terminal

The WAKE terminal is a high voltage input terminal which can be used for local wake up (LWU) requests via a voltage transition. The terminal triggers a local wake up (LWU) event on either a low-to-high, or a high-to-low transition since it has a bi-directional input threshold (falling or rising edge).

This terminal may be used with a switch to  $V_{SUP}$  or to ground. If the terminal is unused it should be pulled to ground or  $V_{SUP}$  to avoid unwanted parasitic wake up events.





Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback 29

Product Folder Links: TCAN1043-Q1 TCAN1043H-Q1 TCAN1043HG-Q1 TCAN1043G-Q1



(2)

(3)

 $\bigotimes$  9-6 shows two possible configurations for the WAKE terminal, the low-side and high side switch configurations. The objective of the series resistor, R<sub>SERIES</sub>, is to protect the WAKE pin of the transceiver from over current conditions that may occur in the event of a ground shift or ground loss. The minimum value of R<sub>SERIES</sub> can be calculated using the maximum supply voltage, V<sub>SUPMAX</sub> and the maximum allowable current of the WAKE pin, I<sub>IO(WAKE)</sub>. R<sub>SERIES</sub> is calculated using:

$$R_{SERIES} = V_{SUPMAX} / I_{IO(WAKE)}$$

If the battery voltage never exceeds 58 V DC, then the  $R_{SERIES}$  value is approximately 20 k  $\Omega$ .

The R<sub>BIAS</sub> resistor is used to set the static voltage level of the WAKE pin when the switch is not in use. When the switch is in use in a high-side switch configuration, the R<sub>BIAS</sub> resistor in combination with the R<sub>SERIES</sub> resistor sets the WAKE pin voltage appropriately above the V<sub>IH</sub> threshold. The maximum value of R<sub>BIAS</sub> can be calculated using the maximum supply voltage, V<sub>SUPMAX</sub>, the maximum WAKE threshold voltage V<sub>IH</sub>, the maximum WAKE input current I<sub>IH</sub> and the series resistor value R<sub>SERIES</sub>. R<sub>BIAS</sub> is calculated using:


 $R_{BIAS} < ((V_{SUP} - V_{IH}) / I_{IH}) - R_{SERIES}$ 

If the battery voltage never exceed 58 V DC, then the  $R_{BIAS}$  resistor value must be less than 60 k  $\Omega$ .

For lower current consumption, the low-side switch configuration is the ideal architecture.

The LWU circuitry is active in # 9.4.6, # 9.4.4 and # 9.4.5. If a valid LWU event occurs the device transitions to standby mode. The LWU circuitry is not active in Normal mode or Silent mode.


To minimize system level current consumption, the internal bias voltages of the terminal follows the state on the terminal with a delay of  $t_{WAKE(min)}$ . A constant high level on WAKE has an internal pull-up to  $V_{SUP}$  and a constant low level on WAKE has an internal pull-down to GND. This minimizes the current flowing into the WAKE pin under these steady-state conditions so that it does not need to be factored into calculations of the total draw from  $V_{SUP}$ .



The RXD pin is only driven once  $V_{IO}$  is present.

#### 图 9-7. Local Wake Up - Rising Edge





The RXD pin is only driven once  $\ensuremath{\mathsf{V}_{\mathsf{IO}}}$  is present.

# 图 9-8. Local Wake Up - Falling Edge



#### 9.4.7 Driver and Receiver Function Tables

#### 表 9-4. Driver Function Table

	TXD INPUTS <sup>(1)</sup>	(D INPLITS(1) BUS OUTPUTS <sup>(2)</sup>		DRIVEN BUS STATE <sup>(3)</sup>
DEVICE MODE	TAD INPUTS	CANH	CANL	DRIVEN BUS STATE
Normal	L	Н	L	Dominant
Normai	H or Open	Z	Z	Common Mode Biased to $V_{CC}/2$
Silent	Х	Z	Z	Common Mode Biased to $V_{CC}/2$
Standby	Х	Z	Z	Common Mode Biased to GND
Go-to-Sleep	Х	Z	Z	Common Mode Biased to GND
Sleep	Х	Z	Z	Common Mode Biased to GND

(1) H = high level, L = low level, X = irrelevant.

(2) H = high level, L = low level, Z = high Z receiver bias.

(3) For Bus state and bias see Figure 3 and Figure 4.

DEVICE MODE	CAN DIFFERENTIAL INPUTS V <sub>ID</sub> = V <sub>CANH</sub> - V <sub>CANL</sub>	BUS STATE	RXD TERMINAL <sup>(1)</sup>
Normal	$V_{\text{ID}} \geqslant 0.9 \text{ V}$	Dominant	L
	0.5 V < V <sub>ID</sub> < 0.9 V	Indeterminat e	Indeterminate
	$V_{\text{ID}} \leqslant 0.5  \text{V}$	Recessive	Н
	Open (V <sub>ID</sub> $pprox$ 0 V)	Open	Н
Standby	$V_{ID} \ge 1.15 V$	Dominant	H L if either remote or local wake events have occurred
	$V_{\text{ID}} \leqslant 0.4 \ \text{V}$	Indeterminat e	
	0.5 V < V <sub>ID</sub> < 1.15 V	Recessive	
	Open (V <sub>ID</sub> $pprox$ 0 V)	Open	
Sleep and Go-to- Sleep (WUP Monitor)	$V_{ID} \ge 1.15 V$	Dominant	Н
	0.4 V , V <sub>IO</sub> < 1.15 V	Indeterminat e	L if either remote or local wake events have occurred and <sub>VIO</sub> is present. Tri-State if V <sub>IO</sub> or V <sub>SUP</sub> are not present
	$V_{\text{ID}} \leqslant$ 0.4 V	Recessive	
	Open (V <sub>ID</sub> $\approx$ 0 V)	Open	

#### 表 9-5. Receiver Function Table

(1) H = high level, L = low level

#### 9.4.8 Digital Inputs and Outputs

All devices have a V<sub>IO</sub> supply that is used to set the digital input thresholds and digital output levels. The input thresholds are ratio metric to the V<sub>IO</sub> supply using CMOS input levels, making them scalable for  $\mu$ Ps with digital IOs from 2.8 V to 5 V. The high level output voltages for the RXD and nFAULT output pins are driven to V<sub>IO</sub> level for logic high output.



#### 9.4.9 INH (Inhibit) Output

The inhibit output terminal is used to control system power management devices allowing for extremely low system current consumption in sleep mode. This terminal can be used to enable and disable local power supplies. The pin has two states: driven high and high impedance (High Z).

When high (on), the terminal shows  $V_{SUP}$  minus a diode voltage drop. In the high impedance state, the output is left floating. The INH pin is high for normal, silent, Go-to-Sleep, and standby modes. It is low when in sleep mode.

#### Note

This terminal should be considered a "high voltage logic" terminal, not a power output thus should be used to drive the EN terminal of the system's power management device and not used as a switch for the power management supply itself. This terminal is not reverse battery protected and thus should not be connected outside the system module.



# **10** Application Information Disclaimer

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### **10.1 Application Information**

The TCAN1043xx-Q1 transceivers are typically used in applications with a host microprocessor or FPGA that includes the data link layer portion of the CAN protocol. These types of applications usually also include power management technology that allows for power to be gated to the application via an enable (EN) or inhibit (INH) pin. A single 5-V regulator can be used to drive both  $V_{CC}$  and  $V_{IO}$  as shown in R 10-1, or independent 5-V and 3.3-V regulators can be used to drive  $V_{CC}$  and  $V_{IO}$  separately as shown in R 10-2. The bus termination is shown for illustrative purposes.

### **10.2 Typical Application**




图 10-1. Typical CAN Bus Application Using TCAN1043xx-Q1 with 5 V µC






图 10-2. Typical CAN Bus Application Using TCAN1043xx-Q1 with 3.3 V µC

### 10.2.1 Design Requirements

#### 10.2.1.1 Bus Loading, Length and Number of Nodes

A typical CAN application can have a maximum bus length of 40 meters and maximum stub length of 0.3 m. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A high number of nodes requires a transceiver with high input impedance such as the TCAN1043xx-Q1 family.

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898-2 standard. They made system level trade off decisions for data rate, cable length, and parasitic loading of the bus. Examples of these CAN systems level specifications are ARINC 825, CANopen, DeviceNet, SAE J2284, SAE J1939, and NMEA 2000.

A CAN network system design is a series of tradeoffs. In ISO 11898-2 the driver differential output is specified with a bus load that can range fro 50  $\Omega$  to 65  $\Omega$  where the differential output must be greater than 1.5 V. The TCAN1043xx-Q1 family is specified to meet the 1.5-V requirement down to 50  $\Omega$  and is specified to meet 1.4-V differential output at 45  $\Omega$  bus load. The differential input resistance of the TCAN1043xx-Q1 is a minimum of 30 k $\Omega$ . If 100 TCAN1043xx-Q1 transceivers are in parallel on a bus, this is equivalent to a 300- $\Omega$  differential load in parallel with the nominal 60  $\Omega$  bus termination which gives a total bus load of 50  $\Omega$ . Therefore, the TCAN1043xx-Q1 family theoretically supports over 100 transceivers on a single bus segment. However for CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum number of nodes is much lower. Bus length may also be extended beyond 40 meters by careful system design and data rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1 km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.


This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898-2 CAN standard. However, when using this flexibility the CAN network system designer must take the responsibility of good network design to ensure robust network operation.



#### **10.2.2 Detailed Design Procedures**


#### 10.2.2.1 CAN Termination

The ISO11898-2 standard specifies the interconnect to be a single twisted pair cable (shielded or unshielded) with 120  $\Omega$  characteristic impedance (Z<sub>O</sub>). Resistors equal to the characteristic impedance of the line should be used to terminate both ends of the cable to prevent signal reflections. Unterminated drop-lines (stubs) connecting nodes to the bus should be kept as short as possible to minimize signal reflections. The termination may be in a node but is generally not recommended, especially if the node may be removed from the bus. Termination must be carefully placed so that it is not removed from the bus. System level CAN implementations such as CANopen allow for different termination and cabling concepts for example to add cable length.





Termination may be a single  $120 \cdot \Omega$  resistor at the ends of the bus, either on the cable or in a terminating node. If filtering and stabilization of the common mode voltage of the bus is desired then "split termination" may be used, see  $\mathbb{R}$  10-4. Split termination improves the electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common mode voltage levels at the start and end of message transmissions.



Copyright © 2016, Texas Instruments Incorporated

### 图 10-4. CAN Bus Termination Concepts



#### **10.2.3 Application Curves**




图 10-5. I<sub>CC</sub> Dominant Current over V<sub>CC</sub> Supply Voltage

# **11 Power Supply Recommendations**

The TCAN1043xx-Q1 device is designed to operate with a main V<sub>CC</sub> input voltage supply range between 4.5 V and 5.5 V. The device also has an IO level shifting supply input, V<sub>IO</sub>, designed for a range between 2.8 V and 5.5 V. To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100 nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.



# 12 Layout

# 12.1 Layout

Robust and reliable bus node design often requires the use of external transient protection devices in order to protect against transients that may occur in industrial environments. Since these transients have a wide frequency bandwidth (from approximately 3 MHz to 300 MHz), high-frequency layout techniques should be applied during PCB design.

#### 12.1.1 Layout Guidelines

- Place the protection and filtering circuitry close to the bus connector to prevent transients, ESD and noise from propagating onto the board. In this layout example a transient voltage suppression (TVS) device, D1, has been shown as added protection. The production solution can be either bi-directional TVS diode or varistor with ratings matching the application requirements. This example also shows optional bus filter capacitors C6 and C8. Additionally (not shown) a series common mode choke (CMC) can be placed on the CANH and CANL lines between the TCAN1043xx-Q1 transceiver and the connector.
- Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device.
- Use supply (V<sub>CC</sub>) and ground planes to provide low inductance as high-frequency current will follow the path of least impedance and not the path of least resistance.
- Use at least two vias for supply (V<sub>CC</sub>, V<sub>IO</sub>, V<sub>SUP</sub>) and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.
- Bypass and bulk capacitors should be placed as close as possible to the supply terminals of transceiver, examples are C4 on the  $V_{CC}$  supply net, C5 on the  $V_{IO}$  supply net and C9 on the  $V_{SUP}$  supply net.
- Bus termination: this layout example shows split termination. This is where the termination is split into two
  resistors, R6 and R7, with the center or split tap of the termination connected to ground via capacitor C7. Split
  termination provides common mode filtering for the bus. When bus termination is placed on the board instead
  of directly on the bus, additional care must be taken to ensure the terminating node is not removed from the
  bus thus also removing the termination. See the application section for information on power ratings needed
  for the termination resistor(s).
- To limit current of digital lines, series resistors may be used as in R2, R3 and R5 but are not required.
- Terminal 1: R1 is shown optionally for the TXD input of the device. If an open drain host processor is used, this is mandatory to ensure the bit timing into the device is met.
- Terminal 9: SW1 is oriented in a low-side configuration which is used to implement a local WAKE event. The series resistor R10 is needed for protection against over current conditions as it limits the current into the WAKE pin when the ECU has lost its ground connection. The pull-up resistor R9 is required to provide sufficient current during stimulation of a WAKE event. See the application section for more information on calculating both the R9 and R10 values.
- Terminal 14: Is shown assuming the mode terminal, nSTB, is used. If the device is only be used in normal mode, R5 is not needed and R4 could be used for the pull-up resistor to V<sub>IO</sub>



# 12.2 Layout Example




图 12-1. TCAN1043xx-Q1 Layout Example



# **13 Device and Documentation Support**

### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	RODUCT FOLDER SAMPLE & BUY TECHNICAL TOOLS & DOCUMENTS SOFTWARE		TOOLS & SOFTWARE	SUPPORT & COMMUNITY					
TCAN1043-Q1	Click here	Click here	Click here	Click here	Click here					
TCAN1043H-Q1	Click here	Click here	Click here	Click here	Click here					
TCAN1043HG-Q1	Click here	Click here	Click here	Click here	Click here					
TCAN1043G-Q1	Click here	Click here	Click here	Click here	Click here					

#### 表 13-1. Related Links

#### **13.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **13.3 Community Resources**

#### 13.4 Trademarks

所有商标均为其各自所有者的财产。

#### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




D0014A-C01

# **PACKAGE OUTLINE**

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.

This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
 This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.

www.ti.com

#### TCAN1043-Q1, TCAN1043H-Q1 TCAN1043HG-Q1, TCAN1043G-Q1 ZHCSH19E - NOVEMBER 2017 - REVISED MARCH 2021


D0014A-C01



# **EXAMPLE BOARD LAYOUT**

#### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

www.ti.com

Copyright © 2021 Texas Instruments Incorporated




D0014A-C01

# **EXAMPLE STENCIL DESIGN**

#### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 8. Board assembly site may have different recommendations for stencil design.

www.ti.com

Submit Document Feedback 43

#### TCAN1043-Q1, TCAN1043H-Q1 TCAN1043HG-Q1, TCAN1043G-Q1 ZHCSH19E - NOVEMBER 2017 - REVISED MARCH 2021


**DMT0014A** 



# PACKAGE OUTLINE

#### VSON - 0.9 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






**DMT0014A** 

# **EXAMPLE BOARD LAYOUT**

#### VSON - 0.9 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






# **EXAMPLE STENCIL DESIGN**

# **DMT0014A**

# VSON - 0.9 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



Copyright © 2021 Texas Instruments Incorporated



# **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TCAN1043DMTRQ1	ACTIVE	VSON	DMT	14	3000	RoHS & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-55 to 125	1043	Samples
TCAN1043DMTTQ1	ACTIVE	VSON	DMT	14	250	RoHS & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-55 to 125	1043	Samples
TCAN1043DQ1	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1043	Samples
TCAN1043DRQ1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1043	Samples
TCAN1043GDMTRQ1	ACTIVE	VSON	DMT	14	3000	RoHS & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-55 to 125	1043	Samples
TCAN1043GDMTTQ1	ACTIVE	VSON	DMT	14	250	RoHS & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-55 to 125	1043	Samples
TCAN1043GDQ1	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1043	Samples
TCAN1043GDRQ1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1043	Samples
TCAN1043HDMTRQ1	ACTIVE	VSON	DMT	14	3000	RoHS & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-55 to 125	1043	Samples
TCAN1043HDMTTQ1	ACTIVE	VSON	DMT	14	250	RoHS & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-55 to 125	1043	Samples
TCAN1043HDQ1	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1043	Samples
TCAN1043HDRQ1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1043	Samples
TCAN1043HGDMTRQ1	ACTIVE	VSON	DMT	14	3000	RoHS & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-55 to 125	1043	Samples
TCAN1043HGDMTTQ1	ACTIVE	VSON	DMT	14	250	RoHS & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-55 to 125	1043	Samples
TCAN1043HGDQ1	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1043	Samples
TCAN1043HGDRQ1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1043	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.



#### www.ti.com

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


www.ti.com

Texas


STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter	Reel Width	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	Type	Drawing			(mm)	W1 (mm)	· · /	(11111)	(11111)	(1111)	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Quadrant
TCAN1043DMTRQ1	VSON	DMT	14	3000	330.0	12.4	3.3	4.8	1.2	8.0	12.0	Q1
TCAN1043DMTTQ1	VSON	DMT	14	250	180.0	12.4	3.3	4.8	1.2	8.0	12.0	Q1
TCAN1043DRQ1	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TCAN1043DRQ1	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TCAN1043GDMTRQ1	VSON	DMT	14	3000	330.0	12.4	3.3	4.8	1.2	8.0	12.0	Q1
TCAN1043GDMTTQ1	VSON	DMT	14	250	180.0	12.4	3.3	4.8	1.2	8.0	12.0	Q1
TCAN1043GDRQ1	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TCAN1043GDRQ1	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TCAN1043HDMTRQ1	VSON	DMT	14	3000	330.0	12.4	3.3	4.8	1.2	8.0	12.0	Q1
TCAN1043HDMTTQ1	VSON	DMT	14	250	180.0	12.4	3.3	4.8	1.2	8.0	12.0	Q1
TCAN1043HDRQ1	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TCAN1043HDRQ1	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TCAN1043HGDMTRQ1	VSON	DMT	14	3000	330.0	12.4	3.3	4.8	1.2	8.0	12.0	Q1
TCAN1043HGDMTTQ1	VSON	DMT	14	250	180.0	12.4	3.3	4.8	1.2	8.0	12.0	Q1
TCAN1043HGDRQ1	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TCAN1043HGDRQ1	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Jun-2022




Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCAN1043DMTRQ1	VSON	DMT	14	3000	367.0	367.0	35.0
TCAN1043DMTTQ1	VSON	DMT	14	250	210.0	185.0	35.0
TCAN1043DRQ1	SOIC	D	14	2500	340.5	336.1	32.0
TCAN1043DRQ1	SOIC	D	14	2500	356.0	356.0	35.0
TCAN1043GDMTRQ1	VSON	DMT	14	3000	367.0	367.0	35.0
TCAN1043GDMTTQ1	VSON	DMT	14	250	210.0	185.0	35.0
TCAN1043GDRQ1	SOIC	D	14	2500	356.0	356.0	35.0
TCAN1043GDRQ1	SOIC	D	14	2500	340.5	336.1	32.0
TCAN1043HDMTRQ1	VSON	DMT	14	3000	210.0	185.0	35.0
TCAN1043HDMTTQ1	VSON	DMT	14	250	210.0	185.0	35.0
TCAN1043HDRQ1	SOIC	D	14	2500	340.5	336.1	32.0
TCAN1043HDRQ1	SOIC	D	14	2500	356.0	356.0	35.0
TCAN1043HGDMTRQ1	VSON	DMT	14	3000	367.0	367.0	35.0
TCAN1043HGDMTTQ1	VSON	DMT	14	250	210.0	185.0	35.0
TCAN1043HGDRQ1	SOIC	D	14	2500	340.5	336.1	32.0
TCAN1043HGDRQ1	SOIC	D	14	2500	356.0	356.0	35.0

# TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

# TUBE



# - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TCAN1043DQ1	D	SOIC	14	50	507	8	3940	4.32
TCAN1043GDQ1	D	SOIC	14	50	507	8	3940	4.32
TCAN1043HDQ1	D	SOIC	14	50	507	8	3940	4.32
TCAN1043HGDQ1	D	SOIC	14	50	507	8	3940	4.32

#### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for CAN Interface IC category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below :

PCA82C250T/N4 UJA1169TK/3Z TLE7251VLE UM3608QA TJA1055T/3/1 TJA1044BT/0Z LTC2875IDD#TRPBF TLE9251VLE TLE9250VLE ATA6563-GAQW1 ATA6570-GNQW1 UJA1169TK/3 TJA1448BTK/0Z UJA1169ATK/X/FZ TJA1442ATK/0Z UJA1169TK/F TJR1443AT/0Z UJA1169TK/X/FZ TJA1442BT/0Z TJA1152BT/0Z TJA1441BTK/0Z TCAN1463DMTRQ1 TCAN1057AVDDFRQ1 TCAN1462VDRBRQ1 TCAN1043ADMTRQ1 TCAN1043ADYYRQ1 TJA1042CT/0Z TCAN1057AEVDRQ1 TJR1442ATK/0Z TCAN1043ADRQ1 TLE9252VSK TLE9250XSJ CA-IF1042LS-Q1 SN65HVD1050DR-JSM MCP2562T-E/MFVAO TJA1050T-JSM SIT1042AQTK TJA1040T-JSM SSIT1050T SIT1051ATK/3 TJA1051AT/0Z SN65HVD1040DR-JSM SSIT1040T CA-IF1042LVS-Q1 SIT3232EEWE HGA1042M-3/TR BIN1051S-C TLE9471ES V33 CA-IF1044D-Q1 TJA1044VTKZ