

# 具有待机模式和故障保护功能的 TCAN1044A-Q1 和 TCAN1044AV-Q1 汽车类 CAN FD 收发器

## 1 特性

- 符合面向汽车应用的 AEC-Q100 (1 级) 标准
- 符合 ISO 11898-2:2016 物理层标准要求
- 提供功能安全
  - 可帮助进行功能安全系统设计的文档
- 支持传统 CAN 和经优化的 CAN FD 性能 (数据速率为 2、5 和 8Mbps)
  - 具有较短的对称传播延迟时间, 可增加时序裕量
- TCAN1044AV I/O 电压范围支持 1.7V 至 5.5V
- 支持 12V 和 24V 电池应用
- 接收器共模输入电压:  $\pm 12V$
- 保护特性:
  - 总线故障保护:  $\pm 58V$
  - 欠压保护
  - TXD 显性超时 (DTO)
    - 数据速率低至 9.2kbps
  - 热关断保护 (TSD)
- 工作模式:
  - 正常模式
  - 支持远程唤醒请求功能的低功耗待机模式
- 优化了未上电时的性能
  - 总线和逻辑引脚为高阻抗 (运行总线或应用上无负载)
  - 支持热插拔: 在总线和 RXD 输出上可实现上电/断电无干扰运行
- 小型 8 引脚 SOIC SOT-23 和无引线 VSON-8 封装, 提高了自动光学检测 (AOI) 能力

## 2 应用

- 汽车和运输
  - 车身控制模块
  - 汽车网关
  - 高级驾驶辅助系统 (ADAS)
  - 信息娱乐系统

## 3 说明

TCAN1044A-Q1 和 TCAN1044AV-Q1 是高速控制器局域网 (CAN) 收发器, 满足 ISO 11898-2:2016 高速 CAN 规范的物理层要求。


此类收发器具有经过认证的电磁兼容性 (EMC), 是数据速率高达 5 兆位/秒 (Mbps) 的传统 CAN 和 CAN FD 网络的理想选择。这些器件可以在更简单的网络中实现高达 8Mbps 的运行速度。TCAN1044AV-Q1 包括通过  $V_{IO}$  引脚实现的内部逻辑电平转换功能, 允许将收发器 I/O 直接连接到 1.8V、2.5V、3.3V 或 5V 逻辑电平。该收发器支持低功耗待机模式, 并且可通过符合 ISO 11898-2:2016 所定义唤醒模式 (WUP) 的 CAN 来唤醒。

此外, 该收发器还支持热关断 (TSD)、TXD 显性超时 (DTO)、电源欠压检测和  $\pm 58V$  的总线故障保护。这些器件定义了电源欠压或浮动引脚情况下的失效防护行为。这些收发器不仅采用业界通用 SOIC-8 和 VSON-8 封装, 而且还提供节省空间的小尺寸 SOT-23 封装选项。

### 器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 (标称值)
TCAN1044A-Q1	SOIC (D)	4.90mm x 3.91mm
	VSON (DRB)	3.00mm x 3.00mm
TCAN1044AV-Q1	SOT-23 (DDF)	2.90mm x 1.60mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。



简化版原理图



## Table of Contents

<b>1 特性</b> .....	1	9.1 Overview.....	14
<b>2 应用</b> .....	1	9.2 Functional Block Diagram.....	15
<b>3 说明</b> .....	1	9.3 Feature Description.....	15
<b>4 Revision History</b> .....	2	9.4 Device Functional Modes.....	19
<b>5 Device Comparison</b> .....	3	<b>10 Application Information Disclaimer</b> .....	22
<b>6 Pin Configuration and Functions</b> .....	3	10.1 Application Information.....	22
<b>7 Specifications</b> .....	4	10.2 Typical Application.....	22
7.1 Absolute Maximum Ratings .....	4	10.3 System Examples.....	24
7.2 ESD Ratings .....	4	<b>11 Power Supply Recommendations</b> .....	24
7.3 ESD Ratings - IEC Specifications .....	4	<b>12 Layout</b> .....	25
7.4 Recommended Operating Conditions .....	4	12.1 Layout Guidelines.....	25
7.5 Thermal Characteristics .....	5	12.2 Layout Example.....	25
7.6 Supply Characteristics .....	5	<b>13 Device and Documentation Support</b> .....	26
7.7 Dissipation Ratings .....	6	13.1 接收文档更新通知.....	26
7.8 Electrical Characteristics .....	6	13.2 支持资源.....	26
7.9 Switching Characteristics .....	8	13.3 Trademarks.....	26
7.10 Typical Characteristics.....	10	13.4 Electrostatic Discharge Caution.....	26
<b>8 Parameter Measurement Information</b> .....	11	13.5 术语表.....	26
<b>9 Detailed Description</b> .....	14		

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision B (October 2021) to Revision C (December 2021)	Page
• Changed $I_{CC}$ (mA) to $I_{CC}$ ( $\mu$ A) in 图 7-3 .....	10
• Changed $I_{IO}$ (mA) to $I_{IO}$ ( $\mu$ A) in 图 7-4 .....	10

Changes from Revision A (July 2021) to Revision B (October 2021)	Page
• 删除了 D 和 DDF 封装的 <i>产品预览</i> (在 <i>器件信息表</i> 中) .....	1

Changes from Revision * (February 2021) to Revision A (July 2021)	Page
• 将文档状态从： <i>预告信息</i> 更改为 <i>量产数据</i> .....	1

## 5 Device Comparison

表 5-1. Device Comparison Table

Part Number	Low Voltage I/O Logic Support on Pin 5	Pin 8 Mode Selection
TCAN1044A-Q1	No	Low Power Standby Mode with Remote Wake
TCAN1044AV-Q1	Yes	

## 6 Pin Configuration and Functions




图 6-1. DDF Package, 8-Pin SOT, Top View




图 6-2. D Package, 8-Pin SOIC, Top View




图 6-3. DRB Package, 8-Pin VSON, Top View

表 6-1. Pin Functions

Pins		Type	Description
Name	No.		
TXD	1	Digital Input	CAN transmit data input; integrated pull-up
GND	2	GND	Ground connection
V <sub>CC</sub>	3	Supply	5-V supply voltage
RXD	4	Digital Output	CAN receive data output, tri-stated when device powered off
NC	5	—	Not internally connected; Devices without V <sub>IO</sub>
V <sub>IO</sub>		Supply	I/O supply voltage for devices with suffix 'V'
CANL	6	Bus IO	Low-level CAN bus input/output line
CANH	7	Bus IO	High-level CAN bus input/output line
STB	8	Digital Input	Standby input for mode control; integrated pull-up
Thermal Pad (VSON only)		—	Connect the thermal pad to any internal PCB ground plane using multiple vias for optimal thermal performance.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

(1) (2)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	- 0.3	6	V
V <sub>IO</sub>	Supply voltage I/O level shifter	- 0.3	6	V
V <sub>BUS</sub>	CAN Bus I/O voltage	- 58	58	V
V <sub>DIFF</sub>	Max differential voltage between CANH and CANL	- 45	45	V
V <sub>Logic_Input</sub>	Logic input terminal voltage	- 0.3	6	V
V <sub>RXD</sub>	RXD output terminal voltage range	- 0.3	6	V
I <sub>O(RXD)</sub>	RXD output current	- 8	8	mA
T <sub>J</sub>	Junction temperature	- 40	165	°C
T <sub>STG</sub>	Storage temperature	- 65	150	°C

- Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- All voltage values, except differential I/O bus voltages, are with respect to ground terminal.

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>ESD</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±4000	V
			HBM classification level 3A for all pins	
			HBM classification level 3B for global pins CANH and CANL with respect to GND	±10000
		Charged-device model (CDM), per AEC Q100-011 CDM classification level C5 for all pins	±750	V

- AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 7.3 ESD Ratings - IEC Specifications

			VALUE	UNIT	
V <sub>ESD</sub>	System level Electrostatic discharge	CAN bus terminals to GND	Unpowered contact discharge per ISO 10605 <sup>(1)</sup>	±8000	V
			SAE J2962-2 per ISO 10605 Powered Contact Discharge <sup>(2)</sup>	±8000	V
			SAE J2962-2 per ISO 10605 Powered Air Discharge <sup>(2)</sup>	±15000	V
V <sub>Tran</sub>	Transient voltage per ISO 7637-2 <sup>(3)</sup>		Pulse 1	- 100	V
			Pulse 2a	75	V
			Pulse 3a	- 150	V
			Pulse 3b	100	V
			Transient voltage per ISO 7637-3 <sup>(4)</sup>	DCC slow transient pulse	±30

- Tested according to IEC 62228-3:2019 CAN Transceivers.
- Results given here are specific to the SAE J2962-2 Communication Transceivers Qualification Requirements - CAN. Testing performed by OEM approved independent third party, EMC report available upon request.
- Tested according to IEC 62228-3:2019 CAN Transceivers.
- Tested according to SAE J2962-2.

### 7.4 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V

## 7.4 Recommended Operating Conditions (continued)

		MIN	NOM	MAX	UNIT
V <sub>IO</sub>	Supply voltage for I/O level shifter	1.7		5.5	V
I <sub>OH(RXD)</sub>	RXD terminal high-level output current, Devices with V <sub>IO</sub>	- 1.5			mA
I <sub>OL(RXD)</sub>	RXD terminal low-level output current, Devices with V <sub>IO</sub>			1.5	mA
I <sub>OH(RXD)</sub>	RXD terminal high-level output current, Devices without V <sub>IO</sub>	- 2			mA
I <sub>OL(RXD)</sub>	RXD terminal low-level output current, Devices without V <sub>IO</sub>			2	mA
T <sub>J</sub>	Operating junction temperature	-40		150	°C

## 7.5 Thermal Characteristics

THERMAL METRIC <sup>(1)</sup>		TCAN1044Ax-Q1			UNIT
		D (SOIC)	DDF (SOT)	DRB (VSON)	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	127.5	122	55.2	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	67.6	63	62.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	70.9	42.4	27.5	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	19.3	2.4	2.3	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	70.2	42.2	27.4	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	--	--	11.5	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 7.6 Supply Characteristics

Over recommended operating conditions with T<sub>J</sub> = -40°C to 150°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I <sub>CC</sub>	Supply current Normal mode	Dominant	STB = 0 V, TXD = 0 V R <sub>L</sub> = 60 Ω, C <sub>L</sub> = open See <a href="#">Fig 8-1</a>		45	70	mA
			STB = 0 V, TXD = 0 V R <sub>L</sub> = 50 Ω, C <sub>L</sub> = open See <a href="#">Fig 8-1</a>		49	80	mA
		Recessive	STB = 0 V, TXD = V <sub>CC</sub> or V <sub>IO</sub> R <sub>L</sub> = 50 Ω, C <sub>L</sub> = open See <a href="#">Fig 8-1</a>		4.5	7.5	mA
		Dominant with bus fault	STB = 0 V, TXD = 0 V CANH = CANL = ±25 V R <sub>L</sub> = open, C <sub>L</sub> = open See <a href="#">Fig 8-1</a>			130	mA
	Supply current Standby mode Devices with V <sub>IO</sub>		STB = TXD = V <sub>IO</sub> R <sub>L</sub> = 50 Ω, C <sub>L</sub> = open See <a href="#">Fig 8-1</a>			1.5	μA
Supply current Standby mode Devices without V <sub>IO</sub>		STB = TXD = V <sub>CC</sub> R <sub>L</sub> = 50 Ω, C <sub>L</sub> = open See <a href="#">Fig 8-1</a>			15	μA	
I <sub>IO</sub>	I/O supply current Normal mode	Dominant	STB = 0 V, TXD = 0 V RXD floating		125	300	μA
	I/O supply current Normal mode	Recessive	STB = 0 V, TXD = 0 V RXD floating		25	48	μA
	I/O supply current Standby mode		STB = V <sub>IO</sub> , TXD = 0 V RXD floating		8.5	14	μA
UV <sub>CC</sub>	Rising undervoltage detection on V <sub>CC</sub> for protected mode				4.2	4.4	V
	Falling undervoltage detection on V <sub>CC</sub> for protected mode			3.5	4	4.25	V
V <sub>HYS(UVCC)</sub>	Hysteresis voltage on UV <sub>CC</sub>				200		mV
UV <sub>VIO</sub>	Rising undervoltage detection on V <sub>IO</sub> (Devices with V <sub>IO</sub> )				1.56	1.65	V
	Falling undervoltage detection on V <sub>IO</sub> (Devices with V <sub>IO</sub> )			1.4	1.51	1.59	V

## 7.6 Supply Characteristics (continued)

Over recommended operating conditions with  $T_J = -40^\circ\text{C}$  to  $150^\circ\text{C}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{HYS(UVIO)}$	Hysteresis voltage on $UV_{IO}$			40		mV

## 7.7 Dissipation Ratings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$P_D$	Average power dissipation Normal mode	$V_{CC} = 5\text{ V}$ , $V_{IO} = 1.8\text{ V}$ , $T_J = 27^\circ\text{C}$ , $R_L = 60\ \Omega$ , $C_{L\_RXD} = 15\text{ pF}$ TXD input = 250 kHz 50% duty cycle square wave		95		mW
		$V_{CC} = 5\text{ V}$ , $V_{IO} = 3.3\text{ V}$ , $T_J = 27^\circ\text{C}$ , $R_L = 60\ \Omega$ , $C_{L\_RXD} = 15\text{ pF}$ TXD input = 250 kHz 50% duty cycle square wave		95		mW
		$V_{CC} = 5\text{ V}$ , $V_{IO} = 5\text{ V}$ , $T_J = 27^\circ\text{C}$ , $R_L = 60\ \Omega$ , $C_{L\_RXD} = 15\text{ pF}$ TXD input = 250 kHz 50% duty cycle square wave		95		mW
		$V_{CC} = 5.5\text{ V}$ , $V_{IO} = 1.8\text{ V}$ , $T_J = 150^\circ\text{C}$ , $R_L = 60\ \Omega$ , $C_{L\_RXD} = 15\text{ pF}$ TXD input = 2.5 MHz 50% duty cycle square wave		120		mW
		$V_{CC} = 5.5\text{ V}$ , $V_{IO} = 3.3\text{ V}$ , $T_J = 150^\circ\text{C}$ , $R_L = 60\ \Omega$ , $C_{L\_RXD} = 15\text{ pF}$ TXD input = 2.5 MHz 50% duty cycle square wave		120		mW
		$V_{CC} = 5.5\text{ V}$ , $V_{IO} = 5\text{ V}$ , $T_J = 150^\circ\text{C}$ , $R_L = 60\ \Omega$ , $C_{L\_RXD} = 15\text{ pF}$ TXD input = 2.5 MHz 50% duty cycle square wave		120		mW
$T_{TSD}$	Thermal shutdown temperature		175	195	210	$^\circ\text{C}$
$T_{TSD(HYS)}$	Thermal shutdown hysteresis			12		

## 7.8 Electrical Characteristics

Over recommended operating conditions with  $T_J = -40^\circ\text{C}$  to  $150^\circ\text{C}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Driver Electrical Characteristics</b>						
$V_{O(DOM)}$	Dominant output voltage Normal mode	CANH	STB = 0 V, TXD = 0 V	2.75		4.5 V
		CANL	$50\ \Omega \leq R_L \leq 65\ \Omega$ , $C_L = \text{open}$ , $R_{CM} = \text{open}$ See <a href="#">Fig 8-2</a> and <a href="#">Fig 9-3</a>	0.5		2.25 V
$V_{O(REC)}$	Recessive output voltage Normal mode	CANH and CANL	STB = 0 V, TXD = $V_{IO}$ $R_L = \text{open}$ (no load), $R_{CM} = \text{open}$ See <a href="#">Fig 8-2</a> and <a href="#">Fig 9-3</a>	2	$0.5 V_{CC}$	3 V
$V_{SYM}$	Driver symmetry $(V_{O(CANH)} + V_{O(CANL)})/V_{CC}$		STB = 0 V, TXD = 250 kHz, 1 MHz, 2.5 MHz $R_L = 60\ \Omega$ , $C_{SPLIT} = 4.7\text{ nF}$ , $C_L = \text{open}$ , $R_{CM} = \text{open}$ See <a href="#">Fig 8-2</a> and <a href="#">Fig 10-2</a>	0.9		1.1 V/V
$V_{SYM\_DC}$	DC output symmetry $(V_{CC} - V_{O(CANH)} - V_{O(CANL)})$		STB = 0 V $R_L = 60\ \Omega$ , $C_L = \text{open}$ See <a href="#">Fig 8-2</a> and <a href="#">Fig 9-3</a>	-400		400 mV

## 7.8 Electrical Characteristics (continued)

 Over recommended operating conditions with  $T_J = -40^\circ\text{C}$  to  $150^\circ\text{C}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{OD(DOM)}$	Differential output voltage Normal mode Dominant	CANH - CANL	STB = 0 V, TXD = 0 V $50\ \Omega \leq R_L \leq 65\ \Omega$ , $C_L = \text{open}$ See <a href="#">图 8-2</a> and <a href="#">图 9-3</a>	1.5		3	V
			STB = 0 V, TXD = 0 V $45\ \Omega \leq R_L \leq 70\ \Omega$ , $C_L = \text{open}$ See <a href="#">图 8-2</a> and <a href="#">图 9-3</a>	1.4		3.3	V
			STB = 0 V, TXD = 0 V $R_L = 2240\ \Omega$ , $C_L = \text{open}$ See <a href="#">图 8-2</a> and <a href="#">图 9-3</a>	1.5		5	V
$V_{OD(REC)}$	Differential output voltage Normal mode Recessive	CANH - CANL	STB = 0 V, TXD = $V_{IO}$ $R_L = 60\ \Omega$ , $C_L = \text{open}$ See <a href="#">图 8-2</a> and <a href="#">图 9-3</a>	-120		12	mV
			STB = 0 V, TXD = $V_{IO}$ $R_L = \text{open}$ , $C_L = \text{open}$ See <a href="#">图 8-2</a> and <a href="#">图 9-3</a>	-50		50	mV
$V_{O(STB)}$	Bus output voltage Standby mode	CANH	STB = $V_{IO}$ $R_L = \text{open}$ See <a href="#">图 8-2</a> and <a href="#">图 9-3</a>	-0.1		0.1	V
		CANL	STB = $V_{IO}$ $R_L = \text{open}$ See <a href="#">图 8-2</a> and <a href="#">图 9-3</a>	-0.1		0.1	V
		CANH - CANL	STB = $V_{IO}$ $R_L = \text{open}$ See <a href="#">图 8-2</a> and <a href="#">图 9-3</a>	-0.2		0.2	V
$I_{OS(SS\_DOM)}$	Short-circuit steady-state output current, dominant Normal mode		STB = 0 V, TXD = 0 V $V_{(CANH)} = -15\ \text{V}$ to $40\ \text{V}$ , CANL = open See <a href="#">图 8-7</a> and <a href="#">图 9-3</a>	-115			mA
			STB = 0 V, TXD = 0 V $V_{(CANL)} = -15\ \text{V}$ to $40\ \text{V}$ , CANH = open See <a href="#">图 8-7</a> and <a href="#">图 9-3</a>			115	mA
$I_{OS(SS\_REC)}$	Short-circuit steady-state output current, recessive Normal mode		STB = 0 V, TXD = $V_{IO}$ $-27\ \text{V} \leq V_{BUS} \leq 32\ \text{V}$ , where $V_{BUS} =$ CANH = CANL See <a href="#">图 8-7</a> and <a href="#">图 9-3</a>	-5		5	mA
<b>Receiver Electrical Characteristics</b>							
$V_{IT}$	Input threshold voltage Normal mode		STB = 0 V $-12\ \text{V} \leq V_{CM} \leq 12\ \text{V}$ See <a href="#">图 8-3</a> and <a href="#">表 9-6</a>	500		900	mV
$V_{IT(STB)}$	Input threshold Standby mode		STB = $V_{IO}$ $-12\ \text{V} \leq V_{CM} \leq 12\ \text{V}$ See <a href="#">图 8-3</a> and <a href="#">表 9-6</a>	400		1150	mV
$V_{DOM}$	Dominant state differential input voltage range Normal mode		STB = 0 V $-12\ \text{V} \leq V_{CM} \leq 12\ \text{V}$ See <a href="#">图 8-3</a> and <a href="#">表 9-6</a>	0.9		9	V
$V_{REC}$	Recessive state differential input voltage range Normal mode		STB = 0 V $-12\ \text{V} \leq V_{CM} \leq 12\ \text{V}$ See <a href="#">图 8-3</a> and <a href="#">表 9-6</a>	-4		0.5	V
$V_{DOM(STB)}$	Dominant state differential input voltage range Standby mode		STB = $V_{IO}$ $-12\ \text{V} \leq V_{CM} \leq 12\ \text{V}$ See <a href="#">图 8-3</a> and <a href="#">表 9-6</a>	1.15		9	V
$V_{REC(STB)}$	Recessive state differential input voltage range Standby mode		STB = $V_{IO}$ $-12\ \text{V} \leq V_{CM} \leq 12\ \text{V}$ See <a href="#">图 8-3</a> and <a href="#">表 9-6</a>	-4		0.4	V
$V_{HYS}$	Hysteresis voltage for input threshold Normal mode		STB = 0 V $-12\ \text{V} \leq V_{CM} \leq 12\ \text{V}$ See <a href="#">图 8-3</a> and <a href="#">表 9-6</a>		115		mV
$V_{CM}$	Common-mode range Normal and standby modes		See <a href="#">图 8-3</a> and <a href="#">表 9-6</a>	-12		12	V
$I_{LKG(IOFF)}$	Unpowered bus input leakage current		CANH = CANL = 5 V, $V_{CC} = V_{IO} = \text{GND}$			5	$\mu\text{A}$
$C_I$	Input capacitance to ground (CANH or CANL)		TXD = $V_{IO}$ <sup>(1)</sup>			20	pF
$C_{ID}$	Differential input capacitance						10
$R_{ID}$	Differential input resistance		STB = 0 V, TXD = $V_{IO}$ <sup>(1)</sup> $-12\ \text{V} \leq V_{CM} \leq 12\ \text{V}$	40		90	k $\Omega$
$R_{IN}$	Single-ended input resistance (CANH or CANL)			20			45

## 7.8 Electrical Characteristics (continued)

Over recommended operating conditions with  $T_J = -40^\circ\text{C}$  to  $150^\circ\text{C}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{IN(M)}$	Input resistance matching $[1 - (R_{IN(CANH)} / R_{IN(CANL)})] \times 100\%$	$V_{(CAN\_H)} = V_{(CAN\_L)} = 5\text{ V}$	-1		1	%
<b>TXD Terminal (CAN Transmit Data Input)</b>						
$V_{IH}$	High-level input voltage	Devices without $V_{IO}$	0.7 $V_{CC}$			V
$V_{IH}$	High-level input voltage	Devices with $V_{IO}$	0.7 $V_{IO}$			V
$V_{IL}$	Low-level input voltage	Devices without $V_{IO}$			0.3 $V_{CC}$	V
$V_{IL}$	Low-level input voltage	Devices with $V_{IO}$			0.3 $V_{IO}$	V
$I_{IH}$	High-level input leakage current	$TXD = V_{CC} = V_{IO} = 5.5\text{ V}$	-2.5	0	1	$\mu\text{A}$
$I_{IL}$	Low-level input leakage current	$TXD = 0\text{ V}$ $V_{CC} = V_{IO} = 5.5\text{ V}$	-200	-100	-20	$\mu\text{A}$
$I_{LKG(OFF)}$	Unpowered leakage current	$TXD = 5.5\text{ V}$ $V_{CC} = V_{IO} = 0\text{ V}$	-1	0	1	$\mu\text{A}$
$C_I$	Input capacitance	$V_{IN} = 0.4 \times \sin(2 \times \pi \times 2 \times 10^6 \times t) + 2.5\text{ V}$		5		pF
<b>RXD Terminal (CAN Receive Data Output)</b>						
$V_{OH}$	High-level output voltage	$I_O = -2\text{ mA}$ Devices without $V_{IO}$ See <a href="#">Figure 8-3</a>	0.8 $V_{CC}$			V
$V_{OH}$	High-level output voltage	$I_O = -1.5\text{ mA}$ Devices with $V_{IO}$ See <a href="#">Figure 8-3</a>	0.8 $V_{IO}$			V
$V_{OL}$	Low-level output voltage	$I_O = 2\text{ mA}$ Devices without $V_{IO}$ See <a href="#">Figure 8-3</a>			0.2 $V_{CC}$	V
$V_{OL}$	Low-level output voltage	$I_O = 1.5\text{ mA}$ Devices with $V_{IO}$ See <a href="#">Figure 8-3</a>			0.2 $V_{IO}$	V
$I_{LKG(OFF)}$	Unpowered leakage current	$RXD = 5.5\text{ V}$ $V_{CC} = V_{IO} = 0\text{ V}$	-1	0	1	$\mu\text{A}$
<b>STB Terminal (Standby Mode Input)</b>						
$V_{IH}$	High-level input voltage	Devices without $V_{IO}$	0.7 $V_{CC}$			V
$V_{IH}$	High-level input voltage	Devices with $V_{IO}$	0.7 $V_{IO}$			V
$V_{IL}$	Low-level input voltage	Devices without $V_{IO}$			0.3 $V_{CC}$	V
$V_{IL}$	Low-level input voltage	Devices with $V_{IO}$			0.3 $V_{IO}$	V
$I_{IH}$	High-level input leakage current	$V_{CC} = V_{IO} = \text{STB} = 5.5\text{ V}$	-2		2	$\mu\text{A}$
$I_{IL}$	Low-level input leakage current	$\text{STB} = 0\text{ V}$ $V_{CC} = V_{IO} = 5.5\text{ V}$	-20		-2	$\mu\text{A}$
$I_{LKG(OFF)}$	Unpowered leakage current	$\text{STB} = 5.5\text{ V}$ $V_{CC} = V_{IO} = 0\text{ V}$	-1	0	1	$\mu\text{A}$

(1)  $V_{IO} = V_{CC}$  in non-V variants of device

## 7.9 Switching Characteristics

Over recommended operating conditions with  $T_J = -40^\circ\text{C}$  to  $150^\circ\text{C}$  (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Device Switching Characteristics</b>						
$t_{PROP(LOOP1)}$	Total loop delay Driver input (TXD) to receiver output (RXD), recessive to dominant	$\text{STB} = 0\text{ V}$ , $V_{IO} = 2.8\text{ V}$ to $5.5\text{ V}$ $R_L = 60\ \Omega$ , $C_L = 100\text{ pF}$ , $C_{L(RXD)} = 15\text{ pF}$ See <a href="#">Figure 8-4</a>		125	210	ns
$t_{PROP(LOOP1)}$	Total loop delay Driver input (TXD) to receiver output (RXD), recessive to dominant	$\text{STB} = 0\text{ V}$ , $V_{IO} = 1.7\text{ V}$ $R_L = 60\ \Omega$ , $C_L = 100\text{ pF}$ , $C_{L(RXD)} = 15\text{ pF}$ See <a href="#">Figure 8-4</a>		165	255	ns
$t_{PROP(LOOP2)}$	Total loop delay Driver input (TXD) to receiver output (RXD), dominant to recessive	$\text{STB} = 0\text{ V}$ , $V_{IO} = 2.8\text{ V}$ to $5.5\text{ V}$ $R_L = 60\ \Omega$ , $C_L = 100\text{ pF}$ , $C_{L(RXD)} = 15\text{ pF}$ See <a href="#">Figure 8-4</a>		150	210	ns



## 7.9 Switching Characteristics (continued)

Over recommended operating conditions with  $T_J = -40^\circ\text{C}$  to  $150^\circ\text{C}$  (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$t_{\text{PROP(LOOP2)}}$	Total loop delay Driver input (TXD) to receiver output (RXD), dominant to recessive	STB = 0 V, $V_{\text{IO}} = 1.7$ V $R_L = 60\ \Omega$ , $C_L = 100$ pF, $C_{L(\text{RXD})} = 15$ pF See <a href="#">图 8-4</a>		180	255	ns	
$t_{\text{MODE}}$	Mode change time, from normal to standby or from standby to normal	See <a href="#">图 8-5</a>			20	$\mu\text{s}$	
$t_{\text{WK\_FILTER}}$	Filter time for a valid wake-up pattern	See <a href="#">图 9-5</a>	0.5		1.8	$\mu\text{s}$	
$t_{\text{WK\_TIMEOUT}}$	Bus wake-up timeout		0.8		6	ms	
<b>Driver Switching Characteristics</b>							
$t_{\text{pHR}}$	Propagation delay time, high TXD to driver recessive (dominant to recessive)	STB = 0 V $R_L = 60\ \Omega$ , $C_L = 100$ pF See <a href="#">图 8-2</a>		80		ns	
$t_{\text{pLD}}$	Propagation delay time, low TXD to driver dominant (recessive to dominant)			70		ns	
$t_{\text{sk(p)}}$	Pulse skew ( $ t_{\text{pHR}} - t_{\text{pLD}} $ )				14		ns
$t_{\text{R}}$	Differential output signal rise time				28		ns
$t_{\text{F}}$	Differential output signal fall time				50		ns
$t_{\text{TXD\_DTO}}$	Dominant timeout	See <a href="#">图 8-6</a>	1.2		4.0	ms	
<b>Receiver Switching Characteristics</b>							
$t_{\text{pRH}}$	Propagation delay time, bus recessive input to high output (dominant to recessive)	STB = 0 V $C_{L(\text{RXD})} = 15$ pF See <a href="#">图 8-3</a>		81		ns	
$t_{\text{pDL}}$	Propagation delay time, bus dominant input to low output (recessive to dominant)			66		ns	
$t_{\text{R}}$	RXD output signal rise time			10		ns	
$t_{\text{F}}$	RXD output signal fall time			10		ns	
<b>FD Timing Characteristics</b>							
$t_{\text{BIT(BUS)}}$	Bit time on CAN bus output pins $t_{\text{BIT(TXD)}} = 500$ ns	STB = 0 V $R_L = 60\ \Omega$ , $C_L = 100$ pF, $C_{L(\text{RXD})} = 15$ pF $\Delta t_{\text{REC}} = t_{\text{BIT(RXD)}} - t_{\text{BIT(BUS)}}$ See <a href="#">图 8-4</a>	450		525	ns	
	Bit time on CAN bus output pins $t_{\text{BIT(TXD)}} = 200$ ns		160		205	ns	
	Bit time on CAN bus output pins $t_{\text{BIT(TXD)}} = 125$ ns <sup>(1)</sup>		85		130	ns	
$t_{\text{BIT(RXD)}}$	Bit time on RXD output pins $t_{\text{BIT(TXD)}} = 500$ ns		410		540	ns	
	Bit time on RXD output pins $t_{\text{BIT(TXD)}} = 200$ ns		130		210	ns	
	Bit time on RXD output pins $t_{\text{BIT(TXD)}} = 125$ ns <sup>(1)</sup>		75		135	ns	
$\Delta t_{\text{REC}}$	Receiver timing symmetry $t_{\text{BIT(TXD)}} = 500$ ns		-50		20	ns	
	Receiver timing symmetry $t_{\text{BIT(TXD)}} = 200$ ns		-40		10	ns	
	Receiver timing symmetry $t_{\text{BIT(TXD)}} = 125$ ns <sup>(1)</sup>		-40		10	ns	

(1) Measured during characterization and not an ISO 11898-2:2016 parameter.

## 7.10 Typical Characteristics




图 7-1.  $V_{OD(DOM)}$  vs Temperature




图 7-2.  $V_{OD(DOM)}$  vs  $V_{CC}$




图 7-3.  $I_{CC}$  Standby vs Temperature




图 7-4.  $I_{IO}$  Standby vs Temperature

## 8 Parameter Measurement Information




图 8-1.  $I_{CC}$  Test Circuit




图 8-2. Driver Test Circuit and Measurement




图 8-3. Receiver Test Circuit and Measurement




图 8-4. Transmitter and Receiver Timing Test Circuit and Measurement








图 8-5.  $t_{MODE}$  Test Circuit and Measurement



**图 8-6. TXD Dominant Timeout Test Circuit and Measurement**



**图 8-7. Driver Short-Circuit Current Test and Measurement**

## 9 Detailed Description

### 9.1 Overview

The TCAN1044A(V)-Q1 devices meet or exceed the specifications of the ISO 11898-2:2016 high speed CAN (Controller Area Network) physical layer standard. The devices have been certified to the requirements of ISO 11898-2:2016 physical layer requirements according to the GIFT/ICT high speed CAN test specification. The transceivers provide a number of different protection features making them ideal for the stringent automotive system requirements while also supporting CAN FD data rates up to 8 Mbps.

The TCAN1044A(V)-Q1 support the following CAN and CAN FD standards:

- Physical layer:
  - ISO 11898-2:2016 High speed medium access unit
  - ISO 11898-5:2007 High speed medium access unit with low-power mode
  - SAE J2284-1: High Speed CAN (HSC) for Vehicle Applications at 125 kbps
  - SAE J2284-2: High Speed CAN (HSC) for Vehicle Applications at 250 kbps
  - SAE J2284-3: High Speed CAN (HSC) for Vehicle Applications at 500 kbps
  - SAE J2284-4: High-Speed CAN (HSC) for Vehicle Applications at 500 kbps with CAN FD Data at 2 Mbps
  - SAE J2284-5: High-Speed CAN (HSC) for Vehicle Applications at 500 kbps with CAN FD Data at 5 Mbps
- EMC Requirements
  - IEC 62228-3 EMC evaluation of transceivers - CAN transceivers
  - VeLIO (Vehicle LAN Interoperability and Optimization) CAN and CAN-FD Transceiver Requirements
  - SAE J2962-2 Communication Transceivers Qualification Requirements – CAN
- Conformance test requirements:
  - ISO 16845-2 Road vehicles – Controller area network (CAN) conformance test plan Part 2: High-speed medium access unit conformance test plan

## 9.2 Functional Block Diagram




图 9-1. Block Diagram

## 9.3 Feature Description

### 9.3.1 Pin Description

#### 9.3.1.1 TXD

The TXD input is a logic-level signal, referenced to either  $V_{CC}$  or  $V_{IO}$  from a CAN controller to the transceiver.

#### 9.3.1.2 GND

GND is the ground pin of the transceiver. The pin must be connected to the PCB ground.

#### 9.3.1.3 $V_{CC}$

$V_{CC}$  provides the 5-V power supply to the CAN transceiver.

### 9.3.1.4 RXD

RXD is the logic-level signal, referenced to either  $V_{CC}$  or  $V_{IO}$ , from the TCAN1044A-Q1 to a CAN controller. This pin is only driven once  $V_{IO}$  is present.

### 9.3.1.5 $V_{IO}$

The  $V_{IO}$  pin provides the digital I/O voltage to match the CAN controller voltage thus avoiding the requirement for a level shifter. It supports voltages from 1.7 V to 5.5 V providing the widest range of controller support.

### 9.3.1.6 CANH and CANL

The CANH and CANL pins are the CAN high and CAN low differential bus pins. These pins are internally connected to the CAN transmitter, receiver and the low-power wake-up receiver.

### 9.3.1.7 STB (Standby)

The STB pin is an input pin used for mode control of the transceiver. The STB pin can be supplied from either the system processor or from a static system voltage source. If normal mode is the only intended mode of operation, the STB pin can be tied directly to GND.

## 9.3.2 CAN Bus States

The CAN bus has two logical states during operation: recessive and dominant. See [图 9-2](#) and [图 9-3](#).

A dominant bus state occurs when the bus is driven differentially and corresponds to a logic low on the TXD and RXD pins. A recessive bus state occurs when the bus is biased to  $V_{CC}/2$  via the high-resistance internal input resistors ( $R_{IN}$ ) of the receiver and corresponds to a logic high on the TXD and RXD pins.

A dominant state overwrites the recessive state during arbitration. Multiple CAN nodes may be transmitting a dominant bit at the same time during arbitration, and in this case the differential voltage of the bus is greater than the differential voltage of a single driver.

The TCAN1044A(V)-Q1 transceiver implements a low-power standby (STB) mode which enables a third bus state where the bus pins are weakly biased to ground via the high resistance internal resistors of the receiver. See [图 9-2](#) and [图 9-3](#).





图 9-2. Bus States





A. A - Normal Mode B - Standby Mode

图 9-3. Simplified Recessive Common Mode Bias Unit and Receiver

### 9.3.3 TXD Dominant Timeout (DTO)

During normal mode, the only mode where the CAN driver is active, the TXD DTO circuit prevents the local node from blocking network communication in the event of a hardware or software failure where TXD is held dominant longer than the timeout period  $t_{TXD\_DTO}$ . The TXD DTO circuit is triggered by a falling edge on TXD. If no rising edge is seen before the timeout period of the circuit,  $t_{TXD\_DTO}$ , the CAN driver is disabled. This frees the bus for communication between other nodes on the network. The CAN driver is reactivated when a recessive signal is seen on the TXD pin, thus clearing the dominant time out. The receiver remains active and biased to  $V_{CC}/2$  and the RXD output reflects the activity on the CAN bus during the TXD DTO fault.

The minimum dominant TXD time allowed by the TXD DTO circuit limits the minimum possible transmitted data rate of the device. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. The minimum transmitted data rate may be calculated using 方程式 1.

$$\text{Minimum Data Rate} = 11 \text{ bits} / t_{TXD\_DTO} = 11 \text{ bits} / 1.2 \text{ ms} = 9.2 \text{ kbps} \quad (1)$$




图 9-4. Example Timing Diagram for TXD Dominant Timeout

### 9.3.4 CAN Bus short-circuit current limiting

The TCAN1044A(V)-Q1 has several protection features that limit the short-circuit current when a CAN bus line is shorted. These include CAN driver current limiting in the dominant and recessive states and TXD dominant state timeout which prevents permanently having the higher short-circuit current of a dominant state in case of a

system fault. During CAN communication the bus switches between the dominant and recessive states, thus the short-circuit current may be viewed as either the current during each bus state or as a DC average current. When selecting termination resistors or a common-mode choke for the CAN design the average power rating,  $I_{OS(AVG)}$ , should be used. The percentage dominant is limited by the TXD DTO and the CAN protocol which has forced state changes and recessive bits due to bit stuffing, control fields, and interframe space. These ensure there is a minimum amount of recessive time on the bus even if the data field contains a high percentage of dominant bits.

The average short-circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short-circuit currents. The average short-circuit current may be calculated using [方程式 2](#).

$$I_{OS(AVG)} = \% \text{ Transmit} \times [(\% \text{ REC\_Bits} \times I_{OS(SS)\_REC}) + (\% \text{ DOM\_Bits} \times I_{OS(SS)\_DOM})] + [\% \text{ Receive} \times I_{OS(SS)\_REC}] \quad (2)$$

Where:

- $I_{OS(AVG)}$  is the average short-circuit current
- % Transmit is the percentage the node is transmitting CAN messages
- % Receive is the percentage the node is receiving CAN messages
- % REC\_Bits is the percentage of recessive bits in the transmitted CAN messages
- % DOM\_Bits is the percentage of dominant bits in the transmitted CAN messages
- $I_{OS(SS)\_REC}$  is the recessive steady state short-circuit current
- $I_{OS(SS)\_DOM}$  is the dominant steady state short-circuit current

This short circuit current and the possible fault cases of the network should be taken into consideration when sizing the power supply used to generate the transceivers  $V_{CC}$  supply.

### 9.3.5 Thermal Shutdown (TSD)

If the junction temperature of the TCAN1044A(V)-Q1 exceeds the thermal shutdown threshold,  $T_{TSD}$ , the device turns off the CAN driver circuitry and blocks the TXD to bus transmission path. The shutdown condition is cleared when the junction temperature of the device drops below  $T_{TSD}$ . The CAN bus pins are biased to  $V_{CC}/2$  during a TSD fault and the receiver to RXD path remains operational. The TCAN1044A(V)-Q1 TSD circuit includes hysteresis which prevents the CAN driver output from oscillating during a TSD fault.

### 9.3.6 Undervoltage Lockout

The supply pins,  $V_{CC}$  and  $V_{IO}$ , have undervoltage detection that places the device into a protected state. This protects the bus during an undervoltage event on either supply pin.

**表 9-1. Undervoltage Lockout - TCAN1044A-Q1**

$V_{CC}$	DEVICE STATE	BUS	RXD PIN
$> UV_{VCC}$	Normal	Per TXD	Mirrors bus
$< UV_{VCC}$	Protected	High impedance	High impedance

**表 9-2. Undervoltage Lockout - TCAN1044AV-Q1**

$V_{CC}$	$V_{IO}$	DEVICE STATE	BUS	RXD PIN
$> UV_{VCC}$	$> UV_{VIO}$	Normal	Per TXD	Mirrors bus
$< UV_{VCC}$	$> UV_{VIO}$	STB = High: Standby Mode	Weak biased to GND	$V_{IO}$ : Remote wake request See <a href="#">Remote Wake Request via Wake-Up Pattern (WUP) in Standby Mode</a>
		STB =Low: Protected Mode	High impedance	Recessive
$> UV_{VCC}$	$< UV_{VIO}$	Protected	High impedance	High impedance
$< UV_{VCC}$	$< UV_{VIO}$	Protected	High impedance	High impedance

Once the undervoltage condition is cleared and  $t_{MODE}$  has expired the TCAN1044A-Q1 will transition to normal mode and the host controller can send and receive CAN traffic again

### 9.3.7 Unpowered Device

The TCAN1044A(V)-Q1 is designed to be an ideal passive or no load to the CAN bus if the device is unpowered. The bus pins were designed to have low leakage currents when the device is unpowered, so they do not load the bus. This is critical if some nodes of the network are unpowered while the rest of the of network remains operational.

The logic pins also have low leakage currents when the device is unpowered, so they do not load other circuits which may remain powered.

### 9.3.8 Floating pins

The TCAN1044A(V)-Q1 has internal pull-ups on critical pins which place the device into known states if the pin floats. This internal bias should not be relied upon by design though, especially in noisy environments, but instead should be considered a failsafe protection feature.

When a CAN controller supporting open-drain outputs is used an adequate external pull-up resistor must be chosen. This ensures that the TXD output of the CAN controller maintains acceptable bit time to the input of the CAN transceiver. See [表 9-3](#) for details on pin bias conditions.

**表 9-3. Pin Bias**

Pin	Pull-up or Pull-down	Comment
TXD	Pull-up	Weakly biases TXD towards recessive to prevent bus blockage or TXD DTO triggering
STB	Pull-up	Weakly biases STB towards low-power standby mode to prevent excessive system power

## 9.4 Device Functional Modes

### 9.4.1 Operating Modes

The TCAN1044A(V)-Q1 has two main operating modes; normal mode and standby mode. Operating mode selection is made by applying a high or low level to the STB pin.

**表 9-4. Operating Modes**

STB	Device Mode	Driver	Receiver	RXD Pin
High	Low current standby mode with bus wake-up	Disabled	Low-power receiver and bus monitor enable	High (recessive) until valid WUP is received See <a href="#">Remote Wake Request via Wake-Up Pattern (WUP) in Standby Mode</a>
Low	Normal Mode	Enabled	Enabled	Mirrors bus state

### 9.4.2 Normal Mode

This is the normal operating mode of the TCAN1044A(V)-Q1. The CAN driver and receiver are fully operational and CAN communication is bi-directional.

The driver is translating a digital input on the TXD input to a differential output on the CANH and CANL bus pins.

The receiver is translating the differential signal from CANH and CANL to a digital output on the RXD output.

### 9.4.3 Standby Mode

This is the low-power mode of the TCAN1044A(V)-Q1. The CAN driver and main receiver are switched off and bi-directional CAN communication is not possible. The low-power receiver and bus monitor circuits are enabled to allow for RXD wake-up requests via the CAN bus. A wake-up request is output to RXD as shown in [图 9-5](#). The local CAN protocol controller should monitor RXD for transitions (high-to-low) and reactivate the device to normal mode by pulling the STB pin low. The CAN bus pins are weakly pulled to GND in this mode; see [图 9-2](#) and [图 9-3](#).

In standby mode, only the  $V_{IO}$  supply is required therefore the  $V_{CC}$  may be switched off for additional system level current savings.

### 9.4.3.1 Remote Wake Request via Wake-Up Pattern (WUP) in Standby Mode

The TCAN1044A(V)-Q1 supports a remote wake-up request that is used to indicate to the host controller that the bus is active and the node should return to normal operation.

The device uses the multiple filtered dominant wake-up pattern (WUP) from the ISO 11898-2:2016 standard to qualify bus activity. Once a valid WUP has been received, the wake request is indicated to the controller by a falling edge and low period corresponding to a filtered dominant on the RXD output of the TCAN1044A(V)-Q1.


The WUP consists of a filtered dominant pulse, followed by a filtered recessive pulse, and finally by a second filtered dominant pulse. The first filtered dominant initiates the WUP, and the bus monitor then waits on a filtered recessive; other bus traffic does not reset the bus monitor. Once a filtered recessive is received the bus monitor is waiting for a filtered dominant and again, other bus traffic does not reset the bus monitor. Immediately upon reception of the second filtered dominant the bus monitor recognizes the WUP and drives the RXD output low every time an additional filtered dominant signal is received from the bus.

For a dominant or recessive to be considered filtered, the bus must be in that state for more than the  $t_{WK\_FILTER}$  time. Due to variability in  $t_{WK\_FILTER}$  the following scenarios are applicable. Bus state times less than  $t_{WK\_FILTER(MIN)}$  are never detected as part of a WUP and thus no wake request is generated. Bus state times between  $t_{WK\_FILTER(MIN)}$  and  $t_{WK\_FILTER(MAX)}$  may be detected as part of a WUP and a wake-up request may be generated. Bus state times greater than  $t_{WK\_FILTER(MAX)}$  are always detected as part of a WUP, and thus a wake request is always generated. See [Figure 9-5](#) for the timing diagram of the wake-up pattern.

The pattern and  $t_{WK\_FILTER}$  time used for the WUP prevents noise and bus stuck dominant faults from causing false wake-up requests while allowing any valid message to initiate a wake-up request.

The ISO 11898-2:2016 standard has defined times for a short and long wake-up filter time. The  $t_{WK\_FILTER}$  timing for the device has been picked to be within the minimum and maximum values of both filter ranges. This timing has been chosen such that a single bit time at 500 kbps, or two back-to-back bit times at 1 Mbps triggers the filter in either bus state. Any CAN frame at 500 kbps or less would contain a valid WUP.

For an additional layer of robustness and to prevent false wake-ups, the device implements a wake-up timeout feature. For a remote wake-up event to successfully occur, the entire WUP must be received within the timeout value  $t \leq t_{WK\_TIMEOUT}$ . If not, the internal logic is reset and the transceiver remains in its current state without waking up. The full pattern must then be transmitted again, conforming to the constraints mentioned in this section. See [Figure 9-5](#) for the timing diagram of the wake-up pattern with wake timeout feature.



**Figure 9-5. Wake-Up Pattern (WUP) with  $t_{WK\_TIMEOUT}$**

#### 9.4.4 Driver and Receiver Function

The TCAN1044A-Q1 logic I/Os support CMOS levels with respect to either  $V_{CC}$  for 5-V systems (TCAN1044A-Q1) or  $V_{IO}$  for compatibility with MCUs that support 1.8-V, 2.5-V, 3.3-V, or 5-V systems (TCAN1044AV-Q1).

**表 9-5. Driver Function Table**

Device Mode	TXD Input <sup>(1)</sup>	Bus Outputs		Driven Bus State <sup>(2)</sup>
		CANH	CANL	
Normal	Low	High	Low	Dominant
	High or open	High impedance	High impedance	Biased recessive
Standby	X	High impedance	High impedance	Biased to ground

(1) X = irrelevant

(2) For bus state and bias see [图 9-2](#) and [图 9-3](#)

**表 9-6. Receiver Function Table Normal and Standby Mode**

Device Mode	CAN Differential Inputs $V_{ID} = V_{CANH} - V_{CANL}$	Bus State	RXD Pin
Normal	$V_{ID} \geq 0.9 \text{ V}$	Dominant	Low
	$0.5 \text{ V} < V_{ID} < 0.9 \text{ V}$	Undefined	Undefined
	$V_{ID} \leq 0.5 \text{ V}$	Recessive	High
Standby	$V_{ID} \geq 1.15 \text{ V}$	Dominant	High Low if a remote wake event occurred See <a href="#">图 9-5</a>
	$0.4 \text{ V} < V_{ID} < 1.15 \text{ V}$	Undefined	
	$V_{ID} \leq 0.4 \text{ V}$	Recessive	
Any	Open ( $V_{ID} \approx 0 \text{ V}$ )	Open	High

## 10 Application Information Disclaimer

### 备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 10.1 Application Information

#### 10.2 Typical Application

The TCAN1044A(V)-Q1 transceiver can be used in applications with a host controller or FPGA that includes the link layer portion of the CAN protocol. 图 10-1 显示了一个典型的配置用于 5-V 控制器应用。总线终端电阻是为了说明的目的而显示的。




图 10-1. Transceiver Application Using 5-V IO Connections

#### 10.2.1 Design Requirements

##### 10.2.1.1 CAN Termination

Termination may be a single 120- $\Omega$  resistor at each end of the bus, either on the cable or in a terminating node. If filtering and stabilization of the common-mode voltage of the bus is desired then split termination may be used, see 图 10-2. Split termination improves the electromagnetic emissions behavior of the network by filtering higher-frequency common-mode noise that may be present on the differential signal lines.




图 10-2. CAN Bus Termination Concepts

## 10.2.2 Detailed Design Procedures

### 10.2.2.1 Bus Loading, Length and Number of Nodes

A typical CAN application may have a maximum bus length of 40 meters and maximum stub length of 0.3 m. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A high number of nodes requires a transceiver with high input impedance such as the TCAN1044A(V)-Q1

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898-2 standard. They made system level trade off decisions for data rate, cable length, and parasitic loading of the bus. Examples of these CAN systems level specifications are ARINC 825, CANopen, DeviceNet, SAE J2284, SAE J1939, and NMEA 2000.

A CAN network system design is a series of tradeoffs. In the ISO 11898-2:2016 specification the driver differential output is specified with a bus load that can range from  $50\ \Omega$  to  $65\ \Omega$  where the differential output must be greater than 1.5 V. The TCAN1044A(V)-Q1 family is specified to meet the 1.5-V requirement down to  $50\ \Omega$  and is specified to meet 1.4-V differential output at  $45\text{-}\Omega$  bus load. The differential input resistance of the TCAN1044A(V)-Q1 is a minimum of  $40\ \text{k}\Omega$ . If 100 TCAN1044A(V)-Q1 transceivers are in parallel on a bus, this is equivalent to a  $400\text{-}\Omega$  differential load in parallel with the nominal  $60\text{-}\Omega$  bus termination which gives a total bus load of approximately  $52\ \Omega$ . Therefore, the TCAN1044A(V)-Q1 family theoretically supports over 100 transceivers on a single bus segment. However, for a CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets, and signal integrity thus a practical maximum number of nodes is often lower. Bus length may also be extended beyond 40 meters by careful system design and data rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1 km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898-2 CAN standard. However, when using this flexibility the CAN network system designer must take the responsibility of good network design to ensure robust network operation.

Please refer to the application report [SLLA270: Controller Area Network Physical layer requirements](#). This document discusses in detail all system design physical layer parameters.




图 10-3. Typical CAN Bus

### 10.3 System Examples

The TCAN1044AV-Q1 CAN transceiver is typically used in applications with a host controller or FPGA that includes the link layer portion of the CAN protocol. A 1.8-V, 2.5-V, or 3.3-V application is shown in 图 10-4. The bus termination is shown for illustrative purposes.




图 10-4. Typical Transceiver Application Using 1.8-V, 2.5-V, 3.3-V IO Connections

## 11 Power Supply Recommendations

The TCAN1044A-Q1 transceiver is designed to operate with a main  $V_{CC}$  input voltage supply range between 4.5 V and 5.5 V.

The TCAN1044AV-Q1 implements an IO level shifting supply input,  $V_{IO}$ , designed for a range between 1.8 V and 5.5 V.

Both the  $V_{CC}$  and  $V_{IO}$  inputs must be well regulated. In addition to the power supply filtering a decoupling capacitance, typically 100 nF, should be placed near the CAN transceiver's main  $V_{CC}$  and  $V_{IO}$  supply pins.



## 12 Layout

Robust and reliable CAN node design may require special layout techniques depending on the application and design requirements. Since transient disturbances have high frequency content and a wide bandwidth, high-frequency layout techniques should be applied during PCB design.

### 12.1 Layout Guidelines

- Place the protection and filtering circuitry close to the bus connector, J1, to prevent transients, ESD, and noise from propagating onto the board. This layout example shows an optional transient voltage suppression (TVS) diode, D1, which may be implemented if the system-level requirements exceed the specified rating of the transceiver. This example also shows optional bus filter capacitors C4 and C5.
- Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device.
- Decoupling capacitors should be placed as close as possible to the supply pins  $V_{CC}$  and  $V_{IO}$  of transceiver.
- Use at least two vias for supply and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.

#### 备注

High-frequency current follows the path of least impedance and not the path of least resistance.

- This layout example shows how split termination could be implemented on the CAN node. The termination is split into two resistors, R2 and R3, with the center or split tap of the termination connected to ground via capacitor C3. Split termination provides common mode filtering for the bus. See [节 10.2.1.1](#), [节 9.3.4](#), and [方程式 2](#) for information on termination concepts and power ratings needed for the termination resistor(s).

### 12.2 Layout Example




图 12-1. Layout Example

## 13 Device and Documentation Support

### 13.1 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 13.2 支持资源

**TI E2E™ 支持论坛** 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

### 13.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 13.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 13.5 术语表

**TI 术语表** 本术语表列出并解释了术语、首字母缩略词和定义。

## Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TCAN1044ADDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	2HGF	<a href="#">Samples</a>
TCAN1044ADRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	1044A	<a href="#">Samples</a>
TCAN1044ADRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	1044A	<a href="#">Samples</a>
TCAN1044AVDDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	2HHF	<a href="#">Samples</a>
TCAN1044AVDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	1044AV	<a href="#">Samples</a>
TCAN1044AVDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	1044AV	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCAN1044ADDFRQ1	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TCAN1044ADRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q1
TCAN1044ADRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TCAN1044AVDDFRQ1	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TCAN1044AVDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q1
TCAN1044AVDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCAN1044ADDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TCAN1044ADRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TCAN1044ADRQ1	SOIC	D	8	2500	356.0	356.0	35.0
TCAN1044AVDDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TCAN1044AVDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TCAN1044AVDRQ1	SOIC	D	8	2500	356.0	356.0	35.0



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

# DDF0008A



# PACKAGE OUTLINE

## SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



4222047/C 10/2022

### NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

# EXAMPLE BOARD LAYOUT

DDF0008A

SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE  
SCALE:15X



NON SOLDER MASK  
DEFINED



SOLDER MASK  
DEFINED

SOLDER MASK DETAILS

4222047/C 10/2022

NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DDF0008A

SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4222047/C 10/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

**DRB 8**

**GENERIC PACKAGE VIEW**


**VSON - 1 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.


4203482/L




4225036/A 06/2019

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 20X




SOLDER MASK DETAILS

4225036/A 06/2019

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE  
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
 81% PRINTED COVERAGE BY AREA  
 SCALE: 20X

4225036/A 06/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for [CAN Interface IC category](#):*

*Click to view products by [Texas Instruments manufacturer](#):*

Other Similar products are found below :

[PCA82C250T/N4](#) [UJA1169TK/3Z](#) [TLE7251VLE](#) [UM3608QA](#) [TJA1055T/3/1](#) [TJA1057BT/0Z](#) [TJA1042BT/0Z](#) [TJA1044BT/0Z](#)  
[LTC2875IDD#TRPBF](#) [TLE9251VLE](#) [TLE9250VLE](#) [MCP251863T-E/SS](#) [ATA6570-GNQW1](#) [UJA1169TK/3](#) [TJA1448BTK/0Z](#)  
[UJA1169ATK/X/FZ](#) [TJA1442ATK/0Z](#) [UJA1169TK/F](#) [TJR1443AT/0Z](#) [UJA1169TK/X/FZ](#) [TJA1442BT/0Z](#) [TJA1152BT/0Z](#)  
[TJA1441BTK/0Z](#) [TCAN1463DMTRQ1](#) [TCAN1057AVDDFRQ1](#) [TCAN1462VDRBRQ1](#) [TCAN1043ADMTRQ1](#) [TCAN1043ADYYRQ1](#)  
[TJA1042CT/0Z](#) [TCAN1057AEVDRQ1](#) [TJR1442ATK/0Z](#) [TCAN1043ADRQ1](#) [TLE9252VSK](#) [TLE9250XSJ](#) [CA-IF1042LS-Q1](#)  
[SN65HVD1050DR-JSM](#) [MCP2562T-E/MFVAO](#) [TJA1050T-JSM](#) [SIT1042AQTK](#) [TJA1040T-JSM](#) [SSIT1050T](#) [SIT1051ATK/3](#)  
[TJA1051AT/0Z](#) [SN65HVD1040DR-JSM](#) [SSIT1040T](#) [CA-IF1042LVS-Q1](#) [SIT3232EEWE](#) [HGA1042M-3/TR](#) [BIN1051S-C](#) [TLE9471ES V33](#)