





THS3091, THS3095

ZHCSRC5I - SEPTEMBER 2003 - REVISED DECEMBER 2022

THS309x 高电压、低失真、电流反馈运算放大器

1 特性

• 低失真:

Texas

INSTRUMENTS

- 在 10MHz、R_L = 1kΩ 下为 77dBc HD2
- 在 10MHz、R_L = 1kΩ 下为 69dBc HD3
- 低噪声:
 - 14pA/ √ Hz 同相电流噪声
 - 17pA/ √ Hz 反相电流噪声
 - 2nV/√Hz 电压噪声
- 高压摆率:7300V/µs(G=5,V_O=20V_{PP})
- 高带宽:210MHz(G=2,R_L=100Ω)
- 高输出电流驱动:±250mA
- 宽电源电压范围: ±5V 至 ±15V
- 断电特性:仅THS3095

2 应用

- 高电压任意波形发生器
- 功率 FET 驱动器
- 引脚驱动器
- VDSL 线路驱动器

3 说明

THS3091 和 THS3095 是高电压、低失真、高速、电流反馈放大器,旨在于 ±5V 至 ±15V 的宽电源电压范 围内运行,适用于需要线性输出大信号的应用(如引脚 驱动器、功率 FET 驱动器和任意波形发生器)。

THS3095 具有一个断电引脚 (PD),可将放大器置于低功 耗待机模式,并将静态电流从 9.5mA 降至 500 µ A。

除了 7300V/µs 的高压摆率外,宽电源电压范围加上 在 10MHz 下低至 - 69dBc 总谐波失真使 THS309x 成 为高电压任意波形驱动器应用的理想之选。此外,该器 件能够处理驱动进入高阻性和高电容负载的大电压摆 幅,同时保持良好的稳定时间性能,因此非常适合引脚 驱动器和功率 FET 驱动器应用。


THS3091 和 THS3095 采用 8 引脚 SOIC (D) 和 8 引 脚 PowerPAD[™] SOIC (DDA) 封装。THS3091 还可采 用另外的 8 引脚 HVSSOP (DGN) 封装。

封装信息⁽¹⁾⁽³⁾

器件型号	封装	封装尺寸(标称值)
	D (SOIC, 8)	4.90mm × 3.91mm
THS309x	DDA (SO PowerPAD, 8)	4.89mm × 3.90mm
	DGN(HVSSOP, 8) ⁽²⁾	3.00mm × 3.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附

- 录。 (2) 预发布封装
- (2) 预发布封装 (2) 违金回 **8**.#++
- (3) 请参阅*器件比较表*。








Table of Contents

1 特性	1
2 应用	
3 说明	
4 Revision History	2
5 Device Comparison Table	3
6 Pin Configuration and Functions	4
7 Specifications	
7.1 Absolute Maximum Ratings	
7.2 ESD Ratings	
7.3 Recommended Operating Conditions	
7.4 Thermal Information	5
7.5 Electrical Characteristics THS3091	6
7.6 Electrical Characteristics THS3095	<mark>8</mark>
7.7 Dissipation Ratings Table	
7.8 Typical Characteristics (±15 V)	
7.9 Typical Characteristics (±5 V)	
8 Detailed Description	24
8.1 Overview	
8.2 Feature Description	
8.3 Device Functional Modes	25

9 Application and Implementation	28
9.1 Application Information	
9.2 Typical Application	
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	
11.3 PowerPAD Design Considerations	
11.4 PowerPAD Layout Considerations	
11.5 Power Dissipation and Thermal Considerations	
12 Device and Documentation Support	
12.1 Device Support	
12.2 Documentation Support	
12.3 接收文档更新通知	
12.4 支持资源	
12.5 Trademarks	
12.6 Electrostatic Discharge Caution	
12.7 术语表	
	42
13 Mechanical, Packaging, and Orderable	40
Information	42

4 Revision History

注:以前版本的页码可能与当前版本的页码不同

CI	nanges from Revision H (October 2015) to Revision I (December 2022)	Page
•	更新了整个文档中的表格、图和交叉参考的编号格式	1
•	向数据表添加了 DGN 封装信息	1
•	Added the Device Comparison Table section	3
•	Updated Thermal Information table	5

Changes from Revision G (February, 2007) to Revision H (October 2015)

•	添加了 ESD 等级表、	特性说明部分、	器件功能模式、	应用和实施部分、	<i>电源相关建议</i> 部分、	布局部分、	器
	件和文档支持部分以	及机械、封装和可	可订购信息 部分.				1

C	hanges from Revision F (February, 2007) to Revision G (February, 2007)	Page
•	Changed common-mode rejection ratio specifications from 78 dB (typ) to 69 dB (typ); from 68 dB at +25	
	62 dB; from 65 dB at (0°C to +70°C) and (- 40°C to +85°C) to 59 dB	6
•	Corrected load resistor value for output current specification (sourcing and sinking) from R _L = 40 Ω to R _I	= 10
	Ω	<mark>8</mark>
•	Changed output current (sourcing) specifications from 200 mA (typ) to 180 mA (typ); from 160 mA at +2	5°C
	to 140 mA; from 140 mA at (0°C to +70°C) and (- 40°C to +85°C) to 120 mA	<mark>8</mark>
•	Corrected output current (sinking) specifications from 180 mA (typ) to - 160 mA (typ); from 150 mA at +	25°C
	to - 140 mA; from 125 mA at (0°C to +70°C) and (- 40°C to +85°C) to - 120 mA	8

Page



5 Device Comparison Table

DEVICE	SUPPLY, V _S (V)	SSBW, A _V = 5 (MHz)	MAXIMUM ICC AT 25°C (mA)	INPUT NOISE V _n (nV/ √ Hz)	HD2/3, 10 V _{PP} AT 50 MHz, G = 5 V/V (dBc)	SLEW RATE (V/µs)	LINEAR OUTPUT CURRENT (mA)
THS3491	±15	900	17.3	1.7	- 76/ - 75	7100 ⁽¹⁾	±420
THS3095	±15	190	9.5	1.6	- 40/ - 42	1200 ⁽²⁾	±250
THS3001	±15	350	9	1.6	N/A	1400 ⁽³⁾	±120
THS3061	±15	260	8.3	2.6	N/A	1060 ⁽⁴⁾	±140

Slew rate from FPBW of 320 MHz, 10 V_{PP} (1)

(2) Slew rate from FPBW of 135 MHz, 4 V_{PP}

(3) Slew rate from FPBW of 32 MHz, 20 V_{PP}
(4) Slew rate from FPBW of 120 MHz, 4 V_{PP}



6 Pin Configuration and Functions




图 6-1. D, DGN, or DDA Package, 8-Pin SOIC, HVSSOP, or SO-PowerPAD THS3091 (Top View)




图 6-2. D or DDA Package, 8-Pin SOIC or SO-PowerPAD THS3095 (Top View)

PIN				
NAME	N	0.	TYPE ⁽¹⁾	DESCRIPTION
NAME	THS3091	THS3095		
NC	1, 5, 8	5		No connection
PD	_	8	I	Amplifier power down, LOW - Amplifier disabled, HIGH (default) - Amplifier enabled
REF	_	1	I	Voltage reference input to set PD threshold level
V _{OUT}	6	6	0	Output of amplifier
V _{IN-}	2	2	I	Inverting input
V _{IN+}	3	3	I	Noninverting input
V _S -	4	4	POW	Negative power supply
V _{S+}	7	7	POW	Positive power supply

表 6-1. Pin Functions

(1) I= input, O = output, POW= power, and NC = no internal connection



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{S-} to V_{S+}	Supply voltage		33	V
VI	Input voltage			±V _S
V _{ID}	Differential input voltage		4	±V
I _O	Output current		350	mA
	Continuous power dissipation	See	带7.2	
TJ	Maximum junction temperature		150	°C
T _J ⁽²⁾	Maximum junction temperature, continuous operation, long-term reliability		125	°C
T _{stg}	Storage temperature	- 65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The maximum junction temperature for continuous operation is limited by package constraints. Operation above this temperature may result in reduced reliability and/or lifetime of the device.

7.2 ESD Ratings

			VALUE	UNIT	
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V	
V _(ESD)		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	v	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT	
	Supply voltage	Dual supply	±5	±15	±16	V	
	Supply voltage	Single supply	10	30	32	v	
T _A	Operating free-air t	emperature	- 40		85	°C	

7.4 Thermal Information

		THS309x				
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DDA (SO PowerPAD)	DGN (HVSSOP)	UNIT	
		8 PINS	8 PINS	8 PINS		
R _{0 JA}	Junction-to-ambient thermal resistance	113.5	51.8	60.4	°C/W	
R ₀ JC(top)	Junction-to-case (top) thermal resistance	57.7	58.3	87.2	°C/W	
R ₀ JB	Junction-to-board thermal resistance	54.2	32.3	32.6	°C/W	
ΨJT	Junction-to-top characterization parameter	11.5	12.2	7.8	°C/W	
ψJB	Junction-to-board characterization parameter	53.7	32.2	32.6	°C/W	
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	7.8	17.0	°C/W	

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.



7.5 Electrical Characteristics THS3091

 V_S = ±15 V, R_F = 1.21 k\Omega, R_L = 100 $\Omega,$ and G = 2 (unless otherwise noted)

PARAMETER	TEST C	ONDITIONS		MIN TYP MA	X UNIT
AC PERFORMANCE					
	G = 1, R _F = 1.78 kΩ, V _O = 200 mV _{PP}	T _A = 25°C		235	
Small-signal bandwidth, - 3	G = 2, R _F = 1.21 kΩ, V _O = 200 mV _{PP}	T _A = 25°C		210	
-	G = 5, R_F = 1 k Ω , V_O = 200 m V_{PP}	T _A = 25°C		190	
	G = 10, R _F = 866 Ω, V _O = 200 mV _{PP}	866 Ω, $V_O = 200 \text{ mV}_{PP}$ $T_A = 25^{\circ}C$ 21 kΩ, $V_O = 200 \text{ mV}_{PP}$ $T_A = 25^{\circ}C$		180	— MHz
0.1-dB Bandwidth flatness	G = 2, R _F = 1.21 kΩ, V _O = 200 mV _{PP}			95	
Large-signal bandwidth	$G = 5, R_F = 1 k\Omega, V_O = 4 V_{PP}$			135	
	G = 2, V _O = 10-V step, R _F = 1.21 kΩ	T _A = 25°C		5000	
Slew rate (25% to 75% level)	$G = 5$, $V_{\Omega} = 20$ -V step, $R_F = 1 k\Omega$	T _A = 25°C		7300	
Rise and fall time	$G = 2, V_{O} = 5 - V_{PP}, R_{F} = 1.21 \text{ k}\Omega$	T _A = 25°C		5	ns
Settling time to 0.1%	$G = -2$, $V_O = 2 V_{PP}$ step	T _A = 25°C		42	
Settling time to 0.01%	$G = -2$, $V_O = 2 V_{PP}$ step	T _A = 25°C		72	ns
HARMONIC DISTORTION		~			
		R _L = 100 Ω	T _A = 25°C	66	
2nd Harmonic distortion	C = 2 P = 1.21 kO	R _L = 1 kΩ	$T_A = 25^{\circ}C$	77	
	G = 2, R _F = 1.21 kΩ, V _O = 2 V _{PP} , f = 10 MHz	$R_L = 100 \Omega$	$T_A = 25^{\circ}C$	74	dBc
3rd Harmonic distortion		$R_{l} = 1 k\Omega$	$T_A = 25^{\circ}C$	69	_
Input voltage noise	f > 10 kHz		$T_A = 25^{\circ}C$	2	nV / √ Hz
Noninverting input current noise	f > 10 kHz		T _A = 25°C	14	pA / √ Hz
Inverting input current noise	f > 10 kHz		T _A = 25°C	17	pA / √ Hz
		NTSC	$T_A = 25^{\circ}C$	0.013%	p/(/ V 1/2
Differential gain	- G = 2, R _L = 150 Ω, R _F = 1.21 kΩ	PAL	$T_A = 25^{\circ}C$	0.011%	
		NTSC	$T_A = 25^{\circ}C$	0.020°	
Differential phase		PAL	T _A = 25°C	0.026°	
DC PERFORMANCE	1				
			T _A = 25°C	850	
			T _A = 25°C	350	_
Transimpedance	V _O = ±7.5 V, Gain = 1		$T_A = 0^{\circ}C$ to $70^{\circ}C$	300	— kΩ
			$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	300	
			T _A = 25°C	0.9	
Innut offect veltere	- 0.V		T _A = 25°C		3
Input offset voltage	V _{CM} = 0 V		$T_A = 0^{\circ}C$ to $70^{\circ}C$		4 mV
			$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$		4
Average effect voltage drift	V _{CM} = 0 V		$T_A = 0^{\circ}C$ to $70^{\circ}C$	±10	
Average offset voltage drift	V _{CM} = 0 V		$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	±10	μ V/°C
			T _A = 25°C	4	
Noninverting input high ourset	- 0.V		T _A = 25°C		15
Noninverting input bias current	V _{CM} = 0 V		$T_A = 0^{\circ}C$ to $70^{\circ}C$		μA 20
			$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$		20
Average bigs summer t diff			$T_A = 0^{\circ}C$ to $70^{\circ}C$	±20	~ ^ /º O
Average bias current drift	V _{CM} = 0 V		$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	±20	— nA/°C
			T _A = 25°C	3.5	
Invorting input hiss surrent			T _A = 25°C		15
Inverting input bias current	$V_{CM} = 0 V$		$T_A = 0^{\circ}C$ to $70^{\circ}C$		μA 20
			- 40°C to 85°C		20



7.5 Electrical Characteristics THS3091 (continued)

V _S = ±15 V, R _F = 1.21 kΩ, R _L = 100 Ω	and G = 2 (unless otherwise noted)
	= (a a b b b b b b b b b b b b b b b b b

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Average bias current drift	V _{CM} = 0 V	$T_A = 0^{\circ}C$ to $70^{\circ}C$		±20		nA/°C
nonago siao canoni anii		$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$		±20		11/0
		T _A = 25°C		1.7		
Input offset current	$\gamma = 0 \gamma$	T _A = 25°C			10	
input onset current	V _{CM} = 0 V	$T_A = 0^{\circ}C$ to $70^{\circ}C$			15	μA
		$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$			15	
Average offect overent drift	V(= 0)/	$T_A = 0^{\circ}C$ to $70^{\circ}C$		±20		~~~~
Average offset current drift	V _{CM} = 0 V	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$		±20		nA/°C
INPUT CHARACTERISTICS	1					
		T _A = 25°C		±13.6		
0		T _A = 25°C	±13.3			
Common-mode input range		T _A = 0°C to 70°C	±13			V
		$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	±13			
		T _A = 25°C		69		
_		T _A = 25°C	62			
Common-mode rejection ratio	$V_{CM} = \pm 10 V$	$T_A = 0^{\circ}C$ to 70°C	59			dB
		$T_{A} = -40^{\circ}C \text{ to } 85^{\circ}C$	59			
Noninverting input resistance		$T_{A} = 25^{\circ}C$	+	1.3		MΩ
Noninverting input capacitance		$T_A = 25^{\circ}C$		0.1		pF
Inverting input resistance		$T_A = 25^{\circ}C$		30		Ω
Inverting input capacitance		$T_A = 25^{\circ}C$		1.4		pF
						P.
		T _A = 25°C		±13.2		
Output voltage swing		$T_A = 25^{\circ}C$	±12.8			
	$R_L = 1 k\Omega$	$T_A = 0^\circ C$ to $70^\circ C$	±12.5			
		$T_{A} = -40^{\circ}C \text{ to } 85^{\circ}C$	±12.5			
		$T_{A} = 25^{\circ}C$	112.0	±12.5		V
		$T_A = 25^{\circ}C$	±12.1	112.0		
	R _L = 100 Ω	$T_{A} = 0^{\circ}C \text{ to } 70^{\circ}C$	±11.8			
		$T_{A} = -40^{\circ}C \text{ to } 85^{\circ}C$	±11.8			
		$T_{A} = -40 \text{ C to 85 C}$ $T_{A} = 25^{\circ}\text{C}$	111.0	280		
			225	200		
Output current (sourcing)	R _L = 40 Ω	$T_{A} = 25^{\circ}C$				mA
		$T_A = 0^{\circ}C$ to $70^{\circ}C$	200			
		$T_{A} = -40^{\circ}C \text{ to } 85^{\circ}C$	200			
		T _A = 25°C		250		
Output current (sinking)	R _L = 40 Ω	T _A = 25°C	200			mA
		$T_A = 0^{\circ}C$ to $70^{\circ}C$	175			
		$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	175			
Output impedance	f = 1 MHz, Closed loop	T _A = 25°C		0.06		Ω
POWER SUPPLY	T					
		T _A = 25°C		±15		
Specified operating voltage		T _A = 25°C			±16	v
		$T_A = 0^{\circ}C$ to $70^{\circ}C$			±16	
		$T_{A} = -40^{\circ}C \text{ to } 85^{\circ}C$			±16	
		T _A = 25°C		9.5		
Maximum quiescent current		T _A = 25°C			10.5	mA
พลงแทนที่ นุ่มธรรษที่ไ รันที่ยาไ		$T_A = 0^{\circ}C$ to $70^{\circ}C$			11	IIIA
		$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$			11	1

Copyright © 2022 Texas Instruments Incorporated



7.5 Electrical Characteristics THS3091 (continued)

PARAMETER	TEST CONDITIO	NS	MIN	TYP	MAX	UNI
		T _A = 25°C		9.5		
Minimum quieseent current		T _A = 25°C	8.5			
Minimum quiescent current		$T_A = 0^{\circ}C$ to $70^{\circ}C$	8			mA
		$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	8			
		T _A = 25°C		75		
Power supply rejection		T _A = 25°C	70			dB
(+PSRR)	V_{S^+} = 15.5 V to 14.5 V, V_{S^-} = 15 V	$T_A = 0^{\circ}C$ to $70^{\circ}C$	65			uБ
		$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	65			
		T _A = 25°C		73		
Power supply rejection (-		T _A = 25°C	68			
PSRR)	$V_{S+} = 15 \text{ V}, V_{S-} = -15.5 \text{ V} \text{ to } -14.5 \text{ V}$	$T_A = 0^{\circ}C$ to $70^{\circ}C$	65			dB
		$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	65			
POWER-DOWN CHARACTER	ISTICS (THS3091 ONLY)					
		T _A = 25°C		V _{S+} - 4		V
REF voltage range ⁽¹⁾		T _A = 25°C		V _S –		v
Power-down voltage level ⁽¹⁾	Enable	T _A = 25°C		PD ≥ REF +2		v
	Disable	T _A = 25°C		PD ≤ REF +.8		
		T _A = 25°C		500		μA
Deuver deuve guiseagent gurrant	PD = 0V	T _A = 25°C		i	700	
Power-down quiescent current	PD = 0V	$T_A = 0^{\circ}C$ to $70^{\circ}C$		i	800	
		$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$			800	
		T _A = 25°C		11		
		T _A = 25°C			15	0 0 5 0
	V _{PD} = 0 V, REF = 0 V,	$T_A = 0^{\circ}C$ to $70^{\circ}C$			20	
V _{PD} quiescent current		$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$			20	
		T _A = 25°C		11		
		T _A = 25°C			15	
	V _{PD} = 3.3 V, REF = 0 V	$T_A = 0^{\circ}C$ to $70^{\circ}C$			20	
		$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$			20	
Turnon time delay	90% of final value	T _A = 25°C		60		
Turnoff time delay	10% of final value	T _A = 25°C		150		μs

(1) For detailed information on the behavior of the power-down circuit, see the *power-down functionality* and *power-down reference* sections in the Application Information section of this data sheet.

7.6 Electrical Characteristics THS3095

 $V_S = \pm 5 V$, $R_F = 1.15 k\Omega$, $R_L = 100 \Omega$, and G = 2 (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
AC PERFORMANCE						
Small-signal bandwidth, - 3 dB	G = 1, R _F = 1.78 k Ω , V _O = 200 mV _{PP}	T _A = 25°C		190		
	G = 2, R _F = 1.15 k Ω , V _O = 200 mV _{PP}	T _A = 25°C		180		
	G = 5, R_F = 1 k Ω , V_O = 200 m V_{PP}	T _A = 25°C		160		MHz
	G = 10, R _F = 866 Ω, V _O = 200 mV _{PP}	T _A = 25°C		150		
0.1-dB Bandwidth flatness	G = 2, R_F = 1.15 k Ω , V_O = 200 m V_{PP}	T _A = 25°C		65		
Large-signal bandwidth	G = 2, R _F = 1.15 k Ω , V _O = 4 V _{PP}	T _A = 25°C	160			
Slew rate (25% to 75% level)	G = 2, V_O = 5-V step, R _F = 1.21 k Ω	T _A = 25°C		1400		V/µs
	G = 5, V _O = 5-V step, R _F = 1 k Ω	T _A = 25°C		1900		V/µS



7.6 Electrical Characteristics THS3095 (continued)

$V_{\rm S}$ = ±5 V, R _F = 1.15 kΩ, R PARAMETER			MIN	TYP	MAX	UNIT	
Rise and fall time	$G = 2$, $V_O = 5$ -V step, $R_F = 1.21 \text{ k}\Omega$	T _A = 25°C			5		ns
Settling time to 0.1%	$G = -2$, $V_O = 2 V_{PP}$ step	T _A = 25°C T _A = 25°C			35		
Settling time to 0.01%	$G = -2$, $V_O = 2 V_{PP}$ step				73		ns
HARMONIC DISTORTION							
and Harmonia distortion		R _L = 100 Ω	T _A = 25°C		77		
2nd Harmonic distortion	G = 2, R _F = 1.15 kΩ,	R _L = 1 kΩ	T _A = 25°C		73		
	$V_0 = 2 V_{PP}$, f = 10 MHz	R _L = 100 Ω	T _A = 25°C		70		dBc
3rd Harmonic distortion		R _L = 1 kΩ	T _A = 25°C				
Input voltage noise	f > 10 kHz		T _A = 25°C		2		nV/√ H
Noninverting input current noise	f > 10 kHz		T _A = 25°C		14		pA / √ H
Inverting input current noise	f > 10 kHz		T _A = 25°C		17		pA/√ H
-		NTSC	T _A = 25°C		0.027%		
Differential gain	G = 2, R _L = 150 Ω,	PAL	T _A = 25°C		0.025%		
Differential phase	$R_{\rm F} = 1.15 \rm k\Omega$	NTSC	T _A = 25°C		0.04°		
Differential phase		PAL	T _A = 25°C		0.05°		
DC PERFORMANCE			· · · · ·				
		T _A = 25°C			700		
Transimpedance	V _O = ±2.5 V, Gain = 1	T _A = 25°C		250			kΩ
	v0 - 12.0 v, Call - 1	$T_A = 0^{\circ}C$ to 70		200			K22
	$T_A = -40^{\circ}C t$		o 85°C	200			
			T _A = 25°C		0.3		
			T _A = 25°C			2	
Input offset voltage	V _{CM} = 0 V		T _A = 0°C to 70°C			3	mV
			T _A = - 40°C to 85°C			3	
Average offset voltage drift	V _{CM} = 0 V		T _A = 0°C to 70°C		±10		μ V/°C
			T _A = - 40°C to 85°C		±10		
			T _A = 25°C		2		
			T _A = 25°C			15	
Noninverting input bias current	V _{CM} = 0 V		T _A = 0°C to 70°C			20	μA
			T _A = - 40°C to 85°C			20	
Average bias current drift	V _{CM} = 0 V		T _A = 0°C to 70°C		±20		nA/°C
-			T _A = - 40°C to 85°C		±20		
			T _A = 25°C		5		
	V _{CM} = 0 V		T _A = 25°C			15	
Inverting input bias current			T _A = 0°C to 70°C			20	μA
			T _A = - 40°C to 85°C			20	
Average bias current drift	$V_{\rm CM} = 0 V$		T _A = 0°C to 70°C		±20		nA/°C
A worage bias current unit	V _{CM} = 0 V		T _A = - 40°C to 85°C		±20		11/7/ 0



7.6 Electrical Characteristics THS3095 (continued)

$V_{S} = \pm 5 \text{ V}, \text{ R}_{F} = 1.15 \text{ k}\Omega, \text{ R}_{L} = 100 \Omega, \text{ and } \text{G} = 2$	(unloss otherwise noted)
$v_{S} = I_{0} v_{1} R_{F} = 1.10 R_{0} R_{1} = 100 \Omega_{2}$ and $G = 2$	

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
		T _A = 25°C		1		
		T _A = 25°C			10	
Input offset current	V _{CM} = 0 V	T _A = 0°C to 70°C			15	μA
		T _A = - 40°C to 85°C			15	
Average effect overant drift	V = 0V	T _A = 0°C to 70°C		±20		nA/°C
Average offset current drift	V _{CM} = 0 V	T _A = − 40°C to 85°C		±20		na/ C
INPUT CHARACTERISTICS						
		T _A = 25°C		±3.6		
		T _A = 25°C	±3.3			
Common-mode input range		T _A = 0°C to 70°C	±3			V
		T _A = − 40°C to 85°C	±3			
		T _A = 25°C		66		
		T _A = 25°C	60			
Common-mode rejection ratio	V _{CM} = ±2.0 V, V _O = 0 V	T _A = 0°C to 70°C	57			dB
		T _A = - 40°C to 85°C	57			
Noninverting input resistance	T _A = 25°C	L		1.1		MΩ
Noninverting input capacitance	T _A = 25°C			1.2		pF
Inverting input resistance	T _A = 25°C			32		Ω
Inverting input capacitance	T _A = 25°C			1.5		pF



TYP

±3.4

±3.1

UNIT

V

MAX

7.6 Electrical Characteristics THS3095 (continued)

V _S = ±5 V, R _F = 1.15 kg	Ω , R _L = 100 Ω , and C	G = 2 (unless otherwise noted)	
PARAMETER		TEST CONDITIONS	MIN
OUTPUT CHARACTERISTI	cs		L
		T _A = 2	25°C
		T _A = 2	5°C ±3.1
	$R_L = 1 k\Omega$	T _A = 0 70°C	°C to ±2.8
		T _A = - 85°C	±2.8
Output voltage swing		T _A = 2	25°C
		T _A = 2	5°C ±2.7
	$R_{\rm r} = 100 \Omega$	$T_A = 0$	°C to

		1 _A = 25 C		10.1	
		T _A = 25°C	±2.7		
	R _L = 100 Ω	T _A = 0°C to 70°C	±2.5		
		T _A = - 40°C to 85°C	±2.5		
		T _A = 25°C		180	
		T _A = 25°C	140		
Output current (sourcing)	R _L = 10 Ω	T _A = 0°C to 70°C	120		mA
		T _A = − 40°C to 85°C	120		
		T _A = 25°C		- 160	
		T _A = 25°C	- 140		
Output current (sinking)	R _L = 10 Ω	T _A = 0°C to 70°C	- 120		mA
		T _A = - 40°C to 85°C	- 120		
Output impedance	f = 1 MHz, Closed loop	T _A = 25°C		0.09	Ω
POWER SUPPLY					
	T _A = 25°C			±5	
Creating voltage	T _A = 25°C		±4.5	V	
Specified operating voltage	$T_A = 0^{\circ}C$ to $70^{\circ}C$		±4.5	v	
	$T_A = -40^{\circ}C$ to $85^{\circ}C$		±4.5		
	T _A = 25°C		8.2		
Maximum quiescent current	T _A = 25°C			9	mA
Maximum quescent current	T _A = 0°C to 70°C		9.5	IIIA	
	$T_A = -40^{\circ}C$ to $85^{\circ}C$		9.5		
	T _A = 25°C			8.2	
Minimum quiescent current	T _A = 25°C		7		mA
winimum quescent current	T _A = 0°C to 70°C		6.5		ША
	$T_A = -40^{\circ}C$ to $85^{\circ}C$		6.5		
		T _A = 25°C		73	
		T _A = 25°C	68		
Power supply rejection (+PSRR)	$V_{\text{S+}}$ = 5.5 V to 4.5 V, $V_{\text{S}-}$ = 5 V	T _A = 0°C to 70°C	63		dB
		T _A = - 40°C to 85°C	63		
		T _A = 25°C		71	
		T _A = 25°C	65		
Power supply rejection (- PSRR)	V_{S+} = 5 V, V_{S-} = -4.5 V to -5.5 V	T _A = 0°C to 70°C	60		dB
		T _A = − 40°C to 85°C			



7.6 Electrical Characteristics THS3095 (continued) 100 0

PARAMETER	TEST CONDI	TIONS	MIN TYP	MAX	UNIT
POWER-DOWN CHARACTERIS	TICS (THS3095 ONLY)			L	
REF voltage range ⁽¹⁾	T _A = 25°C		V _{S+} -4		V
REF Voltage range	T _A = 25°C		V _S –		v
Dewer dewn yeltere leyel(1)	Enable	T _A = 25°C	$\overline{PD} \ge REF 2$		V
Power-down voltage level ⁽¹⁾	Disable	T _A = 25°C	$\overline{\text{PD}} \leqslant \text{REF 0.8}$		v
		T _A = 25°C	300		
		T _A = 25°C		500	
Power-down quiescent current	PD = 0V	T _A = 0°C to 70°C		600	μA
		T _A = − 40°C to 85°C		600	
	V _{PD} = 0 V, REF = 0 V,	T _A = 25°C	11		
		T _A = 25°C		15	
		T _A = 0°C to 70°C		20	
\/		T _A − 40°C to 85°C		20	
V _{PD} quiescent current		T _A = 25°C	11		μA
		T _A = 25°C		15	
	V _{PD} = 3.3 V, REF = 0 V	T _A = 0°C to 70°C		20	
		T _A = - 40°C to 85°C		20	
Turnon time delay	90% of final value	T _A = 25°C	60		
Turnoff time delay	10% of final value	T _A = 25°C	150		μ s

(1) For detailed information on the behavior of the power-down circuit, see the power-down functionality and power-down reference sections in the Application Information section of this data sheet.

7.7 Dissipation Ratings Table


PACKAGE	θ _{JC} (°C/W)	θ _{JA} (°C/W) ⁽¹⁾		R RATING ⁽²⁾ = 125°C
			T _A = 25°C	T _A = 85°C
D-8	38.3	97.5	1.02 W	410 mW
DDA-8	9.2	45.8	2.18 W	873 mW

This data was taken using the JEDEC standard High-K test PCB. (1)

Power rating is determined with a junction temperature of 125°C. This is the point where distortion starts to substantially increase. (2) Thermal management of the final PCB should strive to keep the junction temperature at or below 125°C for best performance and long-term reliability.




7.8 Typical Characteristics (±15 V)




13


































7.9 Typical Characteristics (±5 V)


















8 Detailed Description

8.1 Overview

The THS3091 and THS3095 are high-voltage, low-distortion, high-speed, current feedback amplifiers designed to operate over a wide supply range of ± 5 V to ± 16 V for applications requiring large, linear output swings such as Arbitrary Waveform Generators.

The THS3095 features a power-down pin that puts the amplifier in low power standby mode, and lowers the quiescent current from 9.5 mA to 500 μ A.

8.2 Feature Description

8.2.1 Saving Power With Power-Down Functionality and Setting Threshold Levels With the Reference Pin

The THS3095 features a power-down pin (\overline{PD}) which lowers the quiescent current from 9.5 mA down to 500 μ A, ideal for reducing system power.

The power-down pin of the amplifier defaults to the positive supply voltage in the absence of an applied voltage, putting the amplifier in the power-on mode of operation. To turn off the amplifier in an effort to conserve power, the power-down pin can be driven towards the negative rail. For information about the threshold voltages for power on and power down are relative to the supply rails, see # 7.8 and # 7.9. Above the enable threshold voltage, the device is on. Below the disable threshold voltage, the device is off. Behavior in between these threshold voltages is not specified.

Note that this power-down functionality is just that; the amplifier consumes less power in Power-Down mode. The Power-Down mode is not intended to provide a high-impedance output. In other words, the power-down functionality is not intended to allow use as a 3-state bus driver. When in Power-Down mode, the impedance looking back into the output of the amplifier is dominated by the feedback and gain-setting resistors, but the output impedance of the device itself varies depending on the voltage applied to the outputs.

 \mathbb{R} 8-1 shows the total system output impedance which includes the amplifier output impedance in parallel with the feedback plus gain resistors, which cumulates to 2380 Ω . \mathbb{R} 8-2 shows this circuit configuration for reference.




图 8-1. Power-Down Output Impedance vs Frequency

As with most current feedback amplifiers, the internal architecture places some limitations on the system when in Power-Down mode. Most notably is the fact that the amplifier actually turns *ON* if there is a ±0.7 V or greater difference between the two input nodes (V+ and V -) of the amplifier. If this difference exceeds ±0.7 V, then the output of the amplifier creates an output voltage equal to approximately $[(V+ - V -) - 0.7 V] \times Gain$. This also implies that if a voltage is applied to the output while in Power-Down mode, the V - node voltage is equal to $V_{O(applied)} \times R_G/(R_F + R_G)$. For low gain configurations and a large applied voltage at the output, the amplifier may actually turn *ON* due to the aforementioned behavior.



The time delays associated with turning the device on and off are specified as the time it takes for the amplifier to reach either 10% or 90% of the final output voltage. The time delays are in the order of microseconds because the amplifier moves in and out of the linear mode of operation in these transitions.

8.2.2 Power-Down Reference Pin Operation

In addition to the power-down pin, the THS3095 features a reference pin (REF) which allows the user to control the enable or disable power-down voltage levels applied to the \overline{PD} pin. In most split-supply applications, the reference pin is connected to ground. In either case, the user needs to be aware of voltage-level thresholds that apply to the power-down pin. The following tables provide examples and illustrate the relationship between the reference voltage and the power-down thresholds. In the table, the threshold levels are derived by the following equations:

$\overline{PD} \leq REF + 0.8 V$ for disable	(1)
--	-----

$$\overline{PD} \ge \text{REF} + 2.0 \text{ V} \text{ for enable}$$
 (2)

where the usable range at the REF pin is:

$$V_{S-} \leqslant V_{\mathsf{REF}} \leqslant (V_{S+} - 4 V) \tag{3}$$

The recommended mode of operation is to tie the REF pin to midrail, thus setting the enable or disable thresholds to $V_{midrail}$ + 2 V and $V_{midrail}$ + 0.8 V respectively.

REFERENCE PIN VOLTAGE (V)	ENABLE LEVEL (V)	DISABLE LEVEL (V)
0	2	0.8
2	4	2.8
- 2	0	- 1.2
1	3	1.8
- 1	1	- 0.2
15	17	15.8
5	7	5.8
	REFERENCE PIN VOLTAGE (V) 0 2 - 2 1 - 1	REFERENCE PIN VOLTAGE (V) ENABLE LEVEL (V) 0 2 2 4 -2 0 1 3 -1 1

表 8-1. Power-Down Threshold Voltage Levels

Note that if the REF pin is left unterminated, it will float to the positive rail and will fall outside of the recommended operating range shown in \overline{f} 程式 3 (V_S - \leq VREF \leq V_{S+} - 4 V). As a result, it will no longer serve as a reliable reference for the \overline{PD} pin and the enable or disable thresholds provided in \overline{t} 8-1 will no longer apply. If the \overline{PD} pin is also left unterminated, it will also float to the positive rail and the device will be enabled. If balanced, split supplies are used (±Vs) and the REF and \overline{PD} pins are grounded, the device will be disabled.


8.3 Device Functional Modes

8.3.1 Wideband, Noninverting Operation

The THS309x are unity gain stable 235-MHz current-feedback operational amplifiers, designed to operate from a \pm 5-V to \pm 15-V power supply.

 \mathbb{R} 8-2 shows the THS3091 in a noninverting gain of 2-V/V configuration typically used to generate the performance curves. Most of the curves were characterized using signal sources with 50- Ω source impedance, and with measurement equipment presenting a 50- Ω load impedance.







Current-feedback amplifiers are highly dependent on the feedback resistor R_F for maximum performance and stability. $\frac{8-2}{8}$ shows the optimal gain-setting resistors R_F and R_G at different gains to give maximum bandwidth with minimal peaking in the frequency response. Higher bandwidths can be achieved, at the expense of added peaking in the frequency response, by using even lower values for R_F . Conversely, increasing R_F decreases the bandwidth, but stability is improved.

THS3091 and THS3095 $\rm R_{F}$ and $\rm R_{G}$ values for minimal peaking with R_{L} = 100 Ω						
GAIN (V/V)	SUPPLY VOLTAGE (V)	R _G (Ω)	R _F (Ω)			
1	±15	—	1.78 k			
	±5		1.78 k			
2	±15	1.21 k	1.21 k			
2	±5	1.15 k	1.15 k			
5	±15	249	1 k			
5	±5	249	1 k			
10	±15	95.3	866			
10	±5	95.3	866			
- 1	±15 and ±5	1.05 k	1.05 k			
- 2	±15 and ±5	499	1 k			
- 5	±15 and ±5	182	909			
- 10	±15 and ±5	86.6	866			

表 8-2. Recommended Resistor Values for Optimum Frequency Response

8.3.2 Wideband, Inverting Operation

 8-3 shows the THS3091 in a typical inverting gain configuration where the input and output impedances and signal gain from
 8-2 are retained in an inverting circuit configuration.






图 8-3. Wideband, Inverting Gain Configuration

8.3.3 Single-Supply Operation

The THS309x have the capability to operate from a single-supply voltage ranging from 10 V to 30 V. When operating from a single power supply, biasing the input and output at mid-supply allows for the maximum output voltage swing. The circuits shown in 😤 8-4 show inverting and noninverting amplifiers configured for single-supply operations.




图 8-4. DC-Coupled, Single-Supply Operation



9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

9.1.1 Video Distribution

The wide bandwidth, high slew rate, and high output drive current of the THS309x matches the demands for video distribution for delivering video signals down multiple cables. To ensure high signal quality with minimal degradation of performance, a 0.1-dB gain flatness should be at least 7x the passband frequency to minimize group delay variations from the amplifier. A high slew rate minimizes distortion of the video signal, and supports component video and RGB video signals that require fast transition times and fast settling times for high signal quality.




图 9-1. Video Distribution Amplifier Application

9.1.2 Driving Capacitive Loads

Applications such as FET line drivers can be highly capacitive and cause stability problems for high-speed amplifiers.

89-2 through 89-7 show recommended methods for driving capacitive loads. The basic idea is to use a resistor or ferrite chip to isolate the phase shift at high frequency caused by the capacitive load from the amplifier's feedback path. For recommended resistor values versus capacitive load, see *Effect of Parasitic Capacitance in Op Amp Circuits* application note.







图 9-2. Recommended R_{ISO} vs Capacitive Load









As shown in 🗏 9-3, placing a small series resistor, R_{ISO}, between the amplifier's output and the capacitive load is an easy way of isolating the load capacitance.

As shown in [8] 9-4 using a ferrite chip in place of R_{ISO} is another approach of isolating the output of the amplifier. The ferrite's impedance characteristic versus frequency is useful to maintain the low-frequency load independence of the amplifier while isolating the phase shift caused by the capacitance at high frequency. Use a ferrite with similar impedance to R_{ISO}, 20 Ω to 50 Ω , at 100 MHz and low-impedance at DC.






图 9-5. Driving a Large Capacitive Load Using a Multiple Feedback Loop With Stabilizing Input Resistor (R_{IN})




图 9-6. Driving a Large Capacitive Load Using a Multiple Feedback Loop With Stabilizing Input Ferrite Bead (F_{IN})

Solution Section 2017 Section 2017




图 9-7. Driving a Large Capacitive Load Using 2 Parallel Amplifier Channels

图 9-8 shows a push-pull FET driver circuit typical of ultrasound applications with isolation resistors to isolate the gate capacitance from the amplifier.






图 9-8. PowerFET Drive Circuit

9.2 Typical Application

The fundamental concept of load sharing is to drive a load using two or more of the same operational amplifiers. Each amplifier is driven by the same source. [8] 9-9 shows two THS3091 amplifiers sharing the same load. This concept effectively reduces the current load of each amplifier by 1/N, where N is the number of amplifiers.




图 9-9. Reference THS3091 and THS3091 Load Sharing Test Configurations

9.2.1 Design Requirements

Use two THS3091 amplifiers in a parallel load-sharing circuit to improve distortion performance.



表 9-1. Desigr	n Parameters
DESIGN PARAMETER	VALUE
V _{OPP}	20 V
R _{LOAD}	100 Ω

9.2.2 Detailed Design Procedure

In addition to providing higher output current drive to the load, the load sharing configuration can also provide improved distortion performance. In many cases, an operational amplifier shows better distortion performance as the load current decreases (that is, for higher resistive loads) until the feedback resistor starts to dominate the current load. In a load sharing configuration of N amplifiers in parallel, the equivalent current load that each amplifier drives is 1/N times the total load current.



As shown in 🕅 9-9 for example, in a two-amplifier load sharing configuration with matching resistance driving a resistive load (RL), each series resistance is 2*RL and each amplifier drives 2*RL. A convenient indicator of whether an op amp will function well in a load sharing configuration is the characteristic performance graph of harmonic distortion versus load resistance. Such graphs can be found in most of TI' s high-speed amplifier data sheets. These graphs can be used to obtain a general sense of whether or not an amplifier will show improved distortion performance in load sharing configurations.

Solution Series output resistors act in parallel to provide 50- Ω back-matching to the 50- Ω cable.

图 9-12 and 图 9-13 show the 64-MHz sine wave outputs of the two configurations from Figure 8. While the single THS3091 output is clearly distorted in Figure 74, the output of the load sharing configuration in Figure 75 shows only minor deviations from the ideal sine wave.

The improved output waveform as a result of load sharing is quantified in the harmonic distortion versus frequency graphs shown in 图 9-14 and 图 9-15 for the single amplifier and load sharing configurations, respectively. While second-harmonic distortion remains largely the same between the single and load sharing cases, third-harmonic distortion is improved by approximately 8 dB in the frequency range between 20 MHz to 64 MHz.

SMD REFERENCE PCB MANUFACTURER'S						
ITEM	DESCRIPTION	SIZE	DESIGNATOR	QTY	PART NUMBER	DISTRIBUTOR'S PART NUMBER
1	Bead, Ferrite, 3 A, 80 Ω	1206	FB1, FB2	2	(Steward) HI1206N800R-00	(Digi-Key) 240-1010-1-ND
2	Cap, 6.8 µ F, Tantalum, 50 V, 10%	D	C3, C6	2	(AVX) TAJD685K050R	(Garrett) TAJD685K050R
3	Cap, 0.1 µF, ceramic, X7R, 50 V	0805	C9, C10	2 ⁽²⁾	(AVX) 08055C104KAT2A	(Garrett) 08055C104KAT2A
4	Cap, 0.1 µF, ceramic, X7R, 50 V	0805	C4, C7	2	(AVX) 08055C104KAT2A	(Garrett) 08055C104KAT2A
5	Resistor, 0 Ω, 1/8 W, 1%	0805	R9	1 ⁽²⁾	(KOA) RK73Z2ALTD	(Garrett) RK73Z2ALTD
6	Resistor, 249 Ω, 1/8 W, 1%	0805	R3	1	(KOA) RK73H2ALTD2490F	(Garrett) RK73H2ALTD2490F
7	Resistor, 1 kΩ, 1/8 W, 1%	0805	R4	1	(KOA) RK73H2ALTD1001F	(Garrett) RK73H2ALTD1001F
8	Open	1206	R8	1		
9	Resistor, 0 Ω, 1/4 W, 1%	1206	R1	1	(KOA) RK73Z2BLTD	(Garrett) RK73Z2BLTD
10	Resistor, 49.9 Ω, 1/4 W, 1%	1206	R2, R7	2	(KOA) RK73Z2BLTD49R9F	(Garrett) RK73Z2BLTD49R9F
11	Open	2512	R5, R6	2		
12	Header, 0.1-inch (2,54 mm) centers, 0.025-inch (6,35 mm) square pins		JP1, JP2	2 (2)	(Sullins) PZC36SAAN	(Digi-Key) S1011-36-ND
13	Connector, SMA PCB Jack		J1, J2, J3	3	(Amphenol) 901-144-8RFX	(Newark) 01F2208
14	Jack, banana receptacle, 0.25-inch (6,35 mm) dia. hole		J4, J5, J6	3	(SPC) 813	(Newark) 39N867
15	Test point, black		TP1, TP2	2	(Keystone) 5001	(Digi-Key) 5001K-ND
16	Standoff, 4-40 hex, 0.625-inch (15,9 mm) length			4	(Keystone) 1808	(Newark) 89F1934
17	Screw, Phillips, 4-40, 0.25-inch (6,35 mm)			4	SHR-0440-016-SN	
18	IC, THS3091(3) IC, THS3095(2)		U1	1	(TI) THS3091DDA ⁽³⁾ (TI) THS3095DDA ⁽²⁾	
19	Board, printed-circuit			1	(TI) EDGE # 6446289 Rev. A ⁽³⁾ (TI) EDGE # 6446290 Rev. A ⁽²⁾	

表 9-2. Bill of Materials


(1) All items are designated for both the THS3091DDA and THS3095 EVMs unless otherwise noted.

(2) THS3095 EVM only.

(3) THS3091 EVM only.



9.2.3 Application Curves





10 Power Supply Recommendations

The THS3091 can operate off a single supply or with dual supplies as long as the input CM voltage range (CMIR) has the required headroom to either supply rail. Operating from a single supply can have numerous advantages. With the negative supply at ground, the DC errors due to the - PSRR term can be minimized. Supplies should be decoupled with low inductance, often ceramic, capacitors to ground less than 0.5 inches from the device pins. The use of ground plane is recommended, and as in most high speed devices, it is advisable to remove ground plane close to device sensitive pins such as the inputs. An optional supply decoupling capacitor across the two power supplies (for split supply operation) improves second harmonic distortion performance.

11 Layout

11.1 Layout Guidelines

Achieving optimum performance with a high-frequency amplifier, like the THS309x, requires careful attention to board layout parasitic and external component types.

Recommendations that optimize performance include the following:

- Minimize parasitic capacitance to any ac ground for all of the signal I/O pins. Parasitic capacitance on the
 output and input pins can cause instability. To reduce unwanted capacitance, a window around the signal I/O
 pins should be opened in all of the ground and power planes around those pins. Otherwise, ground and
 power planes should be unbroken elsewhere on the board.
- Minimize the distance [< 0.25 inch (6.35 mm)] from the power supply pins to high-frequency 0.1- µ F and 100-pF decoupling capacitors. At the device pins, the ground and power plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. The power supply connections should always be decoupled with these capacitors. Larger (6.8 µ F or more) tantalum decoupling capacitors, effective at lower frequency, should also be used on the main supply pins. These may be placed somewhat farther from the device and may be shared among several devices in the same area of the PC board.</p>
- Careful selection and placement of external components preserve the high-frequency performance of the THS309x. Resistors should be a low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Again, keep their leads and PC board trace length as short as possible. Never use wire-bound type resistors in a high-frequency application. Because the output pin and inverting input pins are the most sensitive to parasitic capacitance, always position the feedback and series output resistors, if any, as close as possible to the inverting input pins and output pins. Other network components, such as input termination resistors, should be placed close to the gain-setting resistors. Even with a low parasitic capacitance shunting the external resistors, excessively high resistor values can create significant time constants that can degrade performance. Good axial metal-film or surface-mount resistors have approximately 0.2 pF in shunt with the resistor. For resistor values > 2 kΩ, this parasitic capacitance can add a pole or a zero (or both) that can effect circuit operation. Keep resistor values as low as possible, consistent with load-driving considerations.
- Connections to other wideband devices on the board may be made with short direct traces or through onboard transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Relatively wide traces [0.05 inch (1.3 mm) to 0.1 inch (2.54 mm)] should be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and determine if isolation resistors on the outputs are necessary. Low parasitic capacitive loads (< 4 pF) may not need an R_S because the THS309x are nominally compensated to operate with a 2-pF parasitic load. Higher parasitic capacitive loads without an RS are allowed as the signal gain increases (increasing the unloaded phase margin).



If a long trace is required, and the 6-dB signal loss intrinsic to a doubly terminated transmission line is acceptable, then implement a matched impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A $50-\Omega$ environment is not necessary onboard, and in fact, a higher impedance environment improves distortion as shown in the distortion versus load plots. With a characteristic board trace impedance based on board material and trace dimensions, a matching series resistor into the trace from the output of the THS309x is used as well as a terminating shunt resistor at the input of the destination device. Also remember that the terminating impedance is the parallel combination of the shunt resistor and the input impedance of the destination device; this total effective impedance should be set to match the trace impedance. If the 6-dB attenuation of a doubly terminated transmission line is unacceptable, then a long trace can be series- terminated at the source end only. Treat the trace as a capacitive load in this case. This does not preserve signal integrity as well as a doubly terminated line. If the input impedance of the destination device is low, then there is some signal attenuation due to the voltage divider formed by the series output into the terminating impedance.

Socketing a high-speed part like the THS309x is not recommended. The additional lead length and pin-to-pin
capacitance introduced by the socket can create an extremely troublesome parasitic network which can make
it almost impossible to achieve a smooth, stable frequency response. Best results are obtained by soldering
the THS309x parts directly onto the board.

11.2 Layout Example




图 11-1. Layout Recommendation






图 11-2. THS3091 EVM Circuit Configuration




图 11-3. THS3091 EVM Board Layout (Top Layer)




图 11-4. THS3091 EVM Board Layout (Second and Third Layers)






图 11-5. THS3091 EVM Board Layout (Bottom Layer)

11.3 PowerPAD Design Considerations

The THS309x are available in a thermally-enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe on which the die is mounted [see \boxtimes 11-6(a) and \boxtimes 11-6(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see \boxtimes 11-6(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad. Note that devices such as the THS309x have no electrical connection between the PowerPAD and the die.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat-dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with the awkward mechanical methods of heatsinking.




图 11-6. Views of Thermal Enhanced Package

Although there are many ways to properly heatsink the PowerPAD package, the following steps illustrate the recommended approach.






图 11-7. DDA PowerPAD PCB Etch and Via Pattern

11.4 PowerPAD Layout Considerations

- 1. PCB with a top-side etch pattern is shown in 🖄 11-7. There should be etch for the leads as well as etch for the thermal pad.
- 2. Place 13 holes in the area of the thermal pad. These holes should be 0.01 inch (0.254 mm) in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the THS309x IC. These additional vias may be larger than the 0.01-inch (0.254 mm) diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.
- Connect all holes to the internal ground plane. Note that the PowerPAD is electrically isolated from the silicon and all leads. Connecting the PowerPAD to any potential voltage such as V_S - is acceptable as there is no electrical connection to the silicon.
- 5. When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the THS309x PowerPAD package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its 13 holes exposed. The bottom-side solder mask should cover the 13 holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.



11.5 Power Dissipation and Thermal Considerations

The THS309x incorporates automatic thermal shutoff protection. This protection circuitry shuts down the amplifier if the junction temperature exceeds approximately 160°C. When the junction temperature reduces to approximately 140°C, the amplifier turns on again. But, for maximum performance and reliability, the designer must ensure that the design does not exceed a junction temperature of 125°C. Between 125°C and 150°C, damage does not occur, but the performance of the amplifier begins to degrade and long-term reliability suffers. The thermal characteristics of the device are dictated by the package and the PC board. Maximum power dissipation for a given package can be calculated using the following formula.

$$\mathsf{P}_{\mathsf{Dmax}} = \frac{\mathsf{T}_{\mathsf{max}} - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{JA}}}$$

where:

 P_{Dmax} is the maximum power dissipation in the amplifier (W).

 T_{max} is the absolute maximum junction temperature (°C).

 T_A is the ambient temperature (°C).

 $\theta_{JA} = \ \theta_{JC} + \theta_{CA}$

 θ_{JC} is the thermal coefficient from the silicon junctions to the case (°C/W).

 θ_{CA} is the thermal coefficient from the case to ambient air (°C/W).

(4)

For systems where heat dissipation is more critical, the THS3091 and THS3095 are offered in an 8-pin SOIC (DDA) with PowerPAD package. The thermal coefficient for the PowerPAD packages are substantially improved over the traditional SOIC. Maximum power dissipation levels are depicted in the graph for the available packages. The data for the PowerPAD packages assume a board layout that follows the PowerPAD layout guidelines referenced above and detailed in the PowerPAD application note (*PowerPAD™ Thermally Enhanced Package* application note). If the PowerPAD is not soldered to the PCB, then the thermal impedance will increase substantially which may cause serious heat and performance issues. Be sure to always solder the PowerPAD to the PCB for optimum performance.

When determining whether or not the device satisfies the maximum power dissipation requirement, it is important to consider not only quiescent power dissipation, but also dynamic power dissipation. Often times, this is difficult to quantify because the signal pattern is inconsistent, but an estimate of the RMS power dissipation can provide visibility into a possible problem.



12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

12.1.1.1 Evaluation Fixtures, Spice Models, and Application Support

Texas Instruments is committed to providing its customers with the highest quality of applications support. To support this goal, an evaluation board has been developed for the THS309x operational amplifier. The board is easy to use, allowing for straightforward evaluation of the device. The evaluation board can be ordered through the Texas Instruments Web site, www.ti.com, or through your local Texas Instruments sales representative.

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for video and RF-amplifier circuits where parasitic capacitance and inductance can have a major effect on circuit performance. A SPICE model for the THS309x is available through the Texas Instruments Web site (www.ti.com). The Product Information Center (PIC) is also available for design assistance and detailed product information. These models do a good job of predicting small-signal ac and transient performance under a wide variety of operating conditions. They are not intended to model the distortion characteristics of the amplifier, nor do they attempt to distinguish between the package types in their small-signal ac performance. Detailed information about what is and is not modeled is contained in the model file itself.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, PowerPAD™ Made Easy application brief
- Texas Instruments, PowerPAD™ Thermally Enhanced Package technical brief
- Texas Instruments, Voltage Feedback vs Current Feedback Amplifiers application note
- Texas Instruments, Current Feedback Analysis and Compensation application note
- Texas Instruments, Current Feedback Amplifiers: Review, Stability, and Application application note
- Texas Instruments, Effect of Parasitic Capacitance in Op Amp Circuits application note
- · Texas Instruments, Expanding the Usability of Current-Feedback Amplifiers analog journal

12.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.4 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.5 Trademarks

PowerPAD[™] and **TI E2E[™]** are trademarks of Texas Instruments. 所有商标均为其各自所有者的财产。

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



12.7 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
THS3091D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3091	Samples
THS3091DDA	ACTIVE	SO PowerPAD	DDA	8	75	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	3091	Samples
THS3091DDAG3	ACTIVE	SO PowerPAD	DDA	8	75	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	3091	Samples
THS3091DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	3091	Samples
THS3091DDARG3	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	3091	Samples
THS3091DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3091	Samples
THS3095D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3095	Samples
THS3095DDA	ACTIVE	SO PowerPAD	DDA	8	75	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	3095	Samples
THS3095DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	3095	Samples
XTHS3091IDGNR	ACTIVE	HVSSOP	DGN	8	2500	TBD	Call TI	Call TI	-40 to 85		Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas


www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal Device	1	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS3091DDAR	SO PowerPAD	DDA	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS3091DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS3095DDAR	SO PowerPAD	DDA	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

13-Dec-2022



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS3091DDAR	SO PowerPAD	DDA	8	2500	350.0	350.0	43.0
THS3091DR	SOIC	D	8	2500	350.0	350.0	43.0
THS3095DDAR	SO PowerPAD	DDA	8	2500	350.0	350.0	43.0

TEXAS INSTRUMENTS

www.ti.com

13-Dec-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
THS3091D	D	SOIC	8	75	505.46	6.76	3810	4
THS3091DDA	DDA	HSOIC	8	75	505.46	6.76	3810	4
THS3091DDAG3	DDA	HSOIC	8	75	505.46	6.76	3810	4
THS3095D	D	SOIC	8	75	505.46	6.76	3810	4
THS3095DDA	DDA	HSOIC	8	75	505.46	6.76	3810	4

GENERIC PACKAGE VIEW

PowerPAD VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

3 x 3, 0.65 mm pitch

DGN 8

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





4225482/A

GENERIC PACKAGE VIEW

DDA 8

PowerPAD[™] SOIC - 1.7 mm max height PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




DDA0008D



PACKAGE OUTLINE

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MS-012, variation BA.




DDA0008D

EXAMPLE BOARD LAYOUT

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.




DDA0008D

EXAMPLE STENCIL DESIGN

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

11. Board assembly site may have different recommendations for stencil design.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for High Speed Operational Amplifiers category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below :

LTC6406CUD#PBF NJU7047RB1-TE2 EL2250CSZ-T7 EL51111YEZ EL5167IWZ-T7 EL5202IYZ EL5204IYZ EL8108IL EL8108IS EL8401IS EL8401IU EL8403IS EL8403IU HFA1100IB HFA1100IP HFA1105IB HFA1109IB ADA4897-2ARMZ-R7 BUF802IRGTR OPA2863DR OPA863DBVR AD8099ARDZ-REEL LT1007CS8#TRPBF LTC6252IS6#TRMPBF AD9632ARZ-REEL7 LT6203IMS8#TRPBF LTC6253CMS8#TRPBF LT1801CMS8#TRPBF AD8009ARZ-REEL OPA2835IDR THS3095DDAR LMH6629MFX/NOPB OPA814DR OPA659IDBVR THS4031IDR OPA2301AIDGKR LT6202IS5#TRPBF OPA607IDCKR LT6202CS5#PBF THS3115CPWPR BUF602IDBVR THS3215IRGVR ADA4895-2ARMZ-R7 OPA356AQDBVRQ1 THS4221DBVR ADA4858-3ACPZ-R7 OPA2683IDCNR ADA4805-2ARMZ-R7 ADA4851-2YRMZ-RL OPA2836QDGKRQ1