

**TLC5929**

#### **www.ti.com.cn** ZHCS162B –APRIL 2011–REVISED JULY 2012

# **16** 通道恒定电流 **LED** 驱动器支持 **7** 位全局亮度控制、节电模式以及针对 **LED** 灯的全面自我诊断功能

查询样品**: TLC5929**

## **<sup>1</sup>**特性

- 
- - $-$  **40** mA (V<sub>CC</sub>  $\leq$  3.6 V)
	- **– <sup>50</sup> mA (V** 应用范围 **CC > 3.6 V)**
- 全局亮度控制: 7 位(128 步) 可变消息标志 **(VMS)**<br>中源中圧范围: 2 0 V 至 5 5 V
- **电源电压范围: 3.0 V 至 5.5 V**
- **• LED** 电源电压: 高达 **<sup>10</sup> <sup>V</sup>** 说明 **•** 恒定电流准确性**:**
- -
	- 过向内部寄存器写入数据对每一通道进行开关操作。 **–** 设备间 **<sup>=</sup> ±2% (**典型值**), ±4% (**最大值**)**
- 
- 
- **•** 支持无形检测模式的 **LED** 开路检测 **(LOD)/LED** 短 TLC5929 具有六个错误标记:LED 开路检测
- 
- 
- 
- 
- 
- 
- **<sup>23</sup>• 16** 个支持开关控制的恒定电流汇极输出通道 **•** 每通道间 **2-ns** 延迟开关可最大限度减少浪涌电流
	- **•** 电流性能: **•** 工作温度范围: **–40°C** 至 **+85°C**

- 
- 

TLC5929 <sup>是</sup> <sup>16</sup> 通道恒定电流汇极 LED 驱动器。 可通 **–** 通道间 **<sup>=</sup> ±1%** (典型值),**±3% (**最大值**)** 所有 <sup>16</sup> 个通道的恒定电流值都由单个外部电阻器设 **•** 数据传输速率: **<sup>33</sup> MHz** 置,此电阻器支持 <sup>128</sup> 步全局亮度控制 (BC)。 **• BLANK** 脉宽: **<sup>40</sup> ns** (最小值)

路检测 **the controlled team of the controlled team (LOD)、LED** 短路检测(LSD)、输出漏电检测 (OLD)、 **输出漏电检测 (OLD)** 可检测 3 μA 漏电 **Decepheal Tele 对** 参考电流端接短路检测 (ISF)、预热报警 (PTW) 以及 **• 预热报警 (PTW) • 散热故障标记 (TEF)。 此外,LOD 和 LSD 功能还提 热关断 (TSD) 供无形检测模式 (IDM),可在输出关闭时检测这些故** 电流参考端接短路标记 (ISF) **12.2000 电话点点** 计单检测结果可通过串行接口端口读取。

**10-µA** 流耗节电模式<br>欠压锁定可设置默认数据<br>中国的对象性 TLC5929 还具有省电模式,可在全部输出关闭后将总 **•** 欠压锁定可设置默认数据 电流消耗设为 <sup>10</sup> µA(典型值)。





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of ÆÀ Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.



#### ZHCS162B –APRIL 2011–REVISED JULY 2012 **www.ti.com.cn**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



#### **PACKAGE/ORDERING INFORMATION(1)**

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) $(1)$ 



(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

(2) All voltages are with respect to device ground terminal.

## **THERMAL INFORMATION**



(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



**www.ti.com.cn** ZHCS162B –APRIL 2011–REVISED JULY 2012

# **RECOMMENDED OPERATING CONDITIONS**

At  $T_A$ = -40°C to +85°C, unless otherwise noted.



ZHCS162B –APRIL 2011–REVISED JULY 2012 **www.ti.com.cn**

# **ELECTRICAL CHARACTERISTICS**

At V<sub>CC</sub> = 3 V to 5.5 V and T<sub>A</sub> = -40°C to +85°C. Typical values at V<sub>CC</sub> = 3.3 V and T<sub>A</sub> = +25°C, unless otherwise noted.



(1) Not tested; specified by design.

(2) The deviation of each output from the average of OUT0 to OUT15 constant-current. Deviation is calculated by the formula:

 $-1$ 



. (3) The deviation of the OUT0 to OUT15 constant-current average from the ideal constant-current value. Deviation is calculated by the formula:

$$
\Delta (\%) = 100 \times \left[ \frac{\left( \frac{I_{\text{OLC(1)}} + I_{\text{OLC(1)}} + \dots + I_{\text{OLC(14)}} + I_{\text{OLC(15)}} \right)}{16} \right]
$$
\nThe deviation of the OUTO to OUT15 constant-current average from the formula:

\n
$$
\Delta (\%) = 100 \times \left[ \frac{\left( \frac{I_{\text{OLC(0)}} + I_{\text{OLC(1)}} + \dots I_{\text{OLC(14)}} + I_{\text{OLC(15)}}}{16} \right) - \left( \text{Ideal Output Current} \right)}{\text{Ideal Output Current}} \right]
$$

Ideal current is calculated by the formula:

$$
I_{\text{OLC(IDEAL)}} = 54.8 \times \left(\frac{1.205}{R_{\text{IREF}}}\right)
$$



#### **www.ti.com.cn** ZHCS162B –APRIL 2011–REVISED JULY 2012

# **ELECTRICAL CHARACTERISTICS (continued)**

At V<sub>CC</sub> = 3 V to 5.5 V and T<sub>A</sub> = -40°C to +85°C. Typical values at V<sub>CC</sub> = 3.3 V and T<sub>A</sub> = +25°C, unless otherwise noted.



(4) Line regulation is calculated by the formula:

 $2.5 \times (I_{\text{OLC}(n)} \text{ at } V_{\text{CC}} = 3.0 \text{ V})$  $\Delta$  (%) = 100  $\times$   $\left(\frac{\mu_{\text{OLC}(n)}}{\mu} \text{ at } V_{\text{CC}} = 5.5 \text{ V} - \mu_{\text{OLC}(n)}} \text{ at } V_{\text{CC}} = 3.0 \text{ V}\right)$ 

Where 2.5 is the difference between the maximum and minimum  $V_{CC}$  voltage.

(5) Load regulation is calculated by the equation:  
\n
$$
\Delta (\%) = 100 \times \left( \frac{(I_{\text{OLC}(r)}) \text{ at } V_{\text{OUT}r} = 3 \text{ V}) - (I_{\text{OLC}(r)}) \text{ at } V_{\text{OUT}r} = 0.8 \text{ V}}{2.2 \times (I_{\text{OLC}(r)}) \text{ at } V_{\text{OUT}r} = 0.8 \text{ V}} \right)
$$

Where 2.2 is the difference between the maximum and minimum  $V_{CC}$  voltage.

(6) Not tested; specified by design.

## **SWITCHING CHARACTERISTICS (See Figure 1, Figure 2, and Figure 5 through Figure 7)**

At V<sub>CC</sub> = 3 V to 5.5 V, T<sub>A</sub> = –40°C to +85°C, C<sub>L</sub> = 15 pF, R<sub>L</sub> = 82 Ω, R<sub>IREF</sub> = 1.3 kΩ, and V<sub>LED</sub> = 5.0 V. Typical values at  $V_{CC}$  = 3.3 V and T<sub>A</sub> = +25°C, unless otherwise noted.



(1) Output on-time error ( $t_{ON\_ERR}$ ) is calculated by the formula:  $t_{ON\_ERR}$  (ns) =  $t_{OUT_ON} - 40$  ns.  $t_{OUTON}$  is the actual on-time of OUTn.

## **PARAMETER MEASUREMENT INFORMATION**

# **TEST CIRCUITS**



(1)  $C_L$  includes measurement probe and jig capacitance.

**Figure 1. Rise Time and Fall Time Test Circuit for OUTn**



(1) C<sup>L</sup> includes measurement probe and jig capacitance.

### **Figure 2. Rise Time and Fall Time Test Circuit for SOUT**



**Figure 3. Constant-Current Test Circuit for OUTn**



**XAS RUMENTS** 

## **PARAMETER MEASUREMENT INFORMATION (continued)**

## **TIMING DIAGRAMS**



(1) Input pulse rise and fall time is 1 ns to 3 ns.

**Figure 4. Input Timing**



(1) Input pulse rise and fall time is 1 ns to 3 ns.

**Figure 5. Output Timing**

**EXAS STRUMENTS** 

#### ZHCS162B –APRIL 2011–REVISED JULY 2012 **www.ti.com.cn**



## **PARAMETER MEASUREMENT INFORMATION (continued)**

(1) On/off latched data is '1'.

(2) On/off latched data change from '1' to '0' at second LAT signal.

(3) On/off latched data change from '0' to '1' at second LAT signal.

(4) On/off latched data is '0'.

### **Figure 6. Write for On/Off Data and Output Timing**



**www.ti.com.cn** ZHCS162B –APRIL 2011–REVISED JULY 2012

SIN *Low*  $\overline{+}$ ЛL SCLK  $\overline{\phantom{a}}$ 1 2 3 15 16 17 1 2 3 4 5 6 LAT  $\overline{+}$  $\frac{1}{2}$ -----BLANK Don't Care '1' PSMODE Bit in \_ Control Data Latch --------------------------------------- $\overline{a}$ (Internal) Previous On/Off Data All Data are '0' On/Off Control Data Latch (Internal) OFF OFF OUT0 ON<sub></sub> OFF OFF OUT1 **ON**  $\ddot{\cdot}$  $\ddot{\cdot}$  $\ddot{\cdot}$  $\ddot{\cdot}$ OFF OFF  $- - - -$ OUT15 **ON** 78 Power-Save Normal Mode Normal Mode Normal Mode Normal Mode Normal Mode Normal Mode Mode  $t_{\rm D3} \longrightarrow t_{\rm D4}$ More Than 100µA ICC  $\frac{1}{2}$ (VCC Current)  $\frac{1}{2}$ Less Than  $100\mu A$  -

# **PARAMETER MEASUREMENT INFORMATION (continued)**

**Figure 7. Power-Save Mode Timing**



ZHCS162B –APRIL 2011–REVISED JULY 2012 **www.ti.com.cn**

**PIN CONFIGURATIONS**



 $\overline{\phantom{a}}$ 



#### **www.ti.com.cn** ZHCS162B –APRIL 2011–REVISED JULY 2012

## **PIN DESCRIPTIONS**



### ZHCS162B –APRIL 2011–REVISED JULY 2012 **www.ti.com.cn**



## **FUNCTIONAL BLOCK DIAGRAM**



#### **www.ti.com.cn** ZHCS162B –APRIL 2011–REVISED JULY 2012

# **TYPICAL CHARACTERISTICS**

At  $T_A$  = +25°C, unless otherwise noted.



## **TYPICAL CHARACTERISTICS (continued)**



















**www.ti.com.cn** ZHCS162B –APRIL 2011–REVISED JULY 2012

**TLC5929**

## **DETAILED DESCRIPTION**

## **MAXIMUM CONSTANT SINK CURRENT**

The maximum output current of each channel ( $I_{OLCMax}$ ) is programmed by a single resistor ( $R_{IREF}$ ) that is placed between the IREF and GND pins. The current value can be calculated by Equation 1:

$$
R_{\text{IREF}} = \frac{V_{\text{IREF}}}{I_{\text{OLCMax}}} \times 54.8
$$

Where:

 $V_{IREF}$  = the internal reference voltage on IREF (typically 1.205 V when the global brightness control data are at maximum.

 $I_{\text{OLCMax}}$  = 1 mA to 40 mA for  $V_{\text{CC}}$  ≤ 3.6 V, or 1 mA to 50 mA for  $V_{\text{CC}}$  > 3.6 V at OUT0 to OUT15 with BC = 7Fh 7Fh (1)

 $I_{\text{OLCMax}}$  is the highest current for each output. Each output sinks  $I_{\text{OLCMax}}$  current when it is turned on with the maximum global brightness control (BC) data. Each output sink current can be reduced by lowering the global brightness control value. R<sub>IREF</sub> must be between 1.32 kΩ and 66.0 kΩ in order to hold I<sub>OLCMax</sub> between 50 mA (typ) and 1 mA (typ). Otherwise, the output may be unstable. Output currents lower than 1 mA can be achieved by setting I<sub>OLCMax</sub> to 1 mA or higher and then using the global brightness control to lower the output current.

Figure 8 and Table 1 show the characteristics of the constant-current sink versus the external resistor, R<sub>IREE</sub>.



#### **Table 1. Maximum Constant Current Output versus External Resistor Value**

ZHCS162B –APRIL 2011–REVISED JULY 2012 **www.ti.com.cn**

# **GLOBAL BRIGHTNESS CONTROL (BC) FUNCTION**

The TLC5929 has the ability to adjust the output current of all constant current outputs simultaneously. This function is called global brightness control (BC). The global BC for all outputs (OUT0 to OUT15) can be set with a 7-bit word. The global BC adjusts all output currents in 128 steps from 0% to 100%. where 100% corresponds to the maximum output current set by  $R_{IREF}$ . Equation 2 calculates the actual output current. BC data can be set via the serial interface.

 $I_{\text{OLCn}}$  (mA) =  $\frac{\text{OLCMAX}}{127}$  $I_{\text{OLCMax}}$  (mA)  $\times$  BC

Where:

 $I_{\text{OLCMax}}$  = the maximum constant-current value for each output determined by  $R_{\text{IREF}}$ .

 $BC =$  the global brightness control value in the control data latch (0h to  $7Fh$ ) (2)

Table 2 shows the BC data versus the constant-current ratio against  $I_{OLCMAx}$ .







**TLC5929**

## **REGISTER AND DATA LATCH CONFIGURATION**

The TLC5929 has one common shift register and two control data latches. The common shift register is 17-bits long and the two control data latches are 16-bits long. When the MSB of the common shift register is '0' and LAT shows a rising edge, the lower 16 bits of the common shift register are copied into the output on/off data latch. When the MSB is '1' and LAT shows a rising edge, the lower 16 bits are copied into the control data latch. Figure 20 shows the configuration of the common shift register and the two control data latches.



**Figure 20. Common Shift Register and Control Data Latches Configuration**



#### ZHCS162B –APRIL 2011–REVISED JULY 2012 **www.ti.com.cn**

#### **Common Shift Register**

The 17-bit common shift register is used to shift data from the SIN pin into the TLC5929. The data shifted into the register are used for the output on/off control, global BC, and the control functions. The LSB of the common shift register is connected to SIN and the MSB is connected to SOUT. On each rising edge of SCLK, the data on SIN are shifted into the LSB and all 17 bits are shifted towards the MSB. The register MSB is always connected to SOUT.

In addition, the status information data (SID) selected by the load select data in the control data latch are loaded to the lower 16 bits of the common shift register when a rising edge is input on LAT and the MSB of the shift register is '0'.

When the device is powered on, all 17 bits of the common shift register are set to '0'.

### **Output On/Off Data Latch**

The output on/off data latch is 16 bits long and sets the on or off status for each constant-current output.

When BLANK is low, the output corresponding to the specific bit in the output on/off data latch is turned on if the data is '1' and remains off if the data is '0'. When BLANK is high, all outputs are forced off, but the data in the latch do not change as long as LAT does not latch in new data.

When the device is powered on, all bits in the data latch are set to '0'.

The output on/off data latch configuration is shown in Figure 21 and the data bit assignment is shown in Table 3.







#### **Table 3. On/Off Control Data Latch Bit Assignment**



**TLC5929**

#### **Function Control Data Latch**

The function control data latch is 16 bits long and contains the global brightness control (BC) data, status information data (SID) load control data, LED short detection (LSD) voltage level data, the current value of the invisible detection mode (IDM), IDM working time, and power-save mode enable control data.

When the device is powered up, the data in this data latch are set to the default values shown in Table 4. This table contains the bit names, numbers and descriptions.

The function control data latch configuration is shown in Figure 22. Table 4 lists the bit descriptions.



**Figure 22. Function Control Data Latch Configuration**



#### **Table 4. Function Control Data Latch Bit Description**

#### **Output On/Off Data Write Timing and Output Control**

When the 17-bit shift register MSB is '0', the output on/off data latch can be updated with the lower 16 bits of data in the shift register at the rising edge of the LAT signal, after the data are stored in the shift register using the SIN and SCLK signals. When the output on/off data latch is updated, SID (selected by the SIDLD bit) is loaded into the shift register, except when SIDLD = '00' (see Table 6). The output on/off data write timing is shown in Figure 23.

# **TLC5929**

**EXAS NSTRUMENTS** 

#### ZHCS162B –APRIL 2011–REVISED JULY 2012 **www.ti.com.cn**



(1) On/off latch data is '1'.

- (2) On/off latch data change from '1' to '0' at second LAT signal.
- (3) On/off latch data is change from '0' to '1' at second LAT signal.

(4) On/off latch data is '0'.





#### **Function Control Data Writing**

When the MSB is 1' in the 17-bit shift register, the control data latch can be updated with the lower 16 bits of data in the shift register at the rising edge of the LAT signal after the data are stored to the shift register using the SIN and SCLK signals. When the control data latch is updated, SID is not loaded into the shift register. The function control data write timing is shown in Figure 24.



**Figure 24. Function Control Data Write Timing**

#### ZHCS162B –APRIL 2011–REVISED JULY 2012 **www.ti.com.cn**

#### **Function Control Data Bit Assignment**

The function control data latch is 16 bits long and is used to adjust the output current values for LED brightness, SID selection, LSD voltage level, output current for IDM, output on-time for IDM, and power-save mode enable/disable. When the device powers on, the function control data latch is set to the default value (E67Fh). The function control data latch truth tables are shown in Table 5 through Table 10.

#### **Table 5. Global Brightness Control (BC) Truth Table**



#### **Table 6. SID Load Control Truth Table (see Table 11 for more details)**



### **Table 7. LSD Threshold Voltage Truth Table**



#### **Table 8. Current Select for IDM**



#### **Table 9. IDM Work-Time Truth Table**





#### **www.ti.com.cn** ZHCS162B –APRIL 2011–REVISED JULY 2012

## **Table 10. Power-Save Mode Truth Table**



### **Table 11. SID Load Assignment**





ZHCS162B –APRIL 2011–REVISED JULY 2012 **www.ti.com.cn**

## **POWER-SAVE MODE**

In power-save mode, the TLC5929 input current becomes 10 µA (typ). When the PSMODE bit in the control data latch is '1', power-save mode is enabled. If the rising edge of LAT writes '0' into all bits of the output on/off data latch or any data into the control data latch with all bits of the on/off data latch being '0', the TLC5929 goes into power-save mode. The device stays in power-save mode until the next rising edge on SCLK is received. The power-save mode timing is shown in Figure 25.



(1) Contents depend on output on/off data.

(2) When PSMODE bit is '0', the device does not go into power-save mode even if the output on/off data is all '0'.

(3) Because it takes 20 µs (max) to return to normal mode, the first SCLK rising edge should be input at least 20 µs before OUTn is enabled.

#### **Figure 25. Power-Save Mode Timing**

### **LED OPEN DETECTION (LOD)**

LOD detects a fault caused by an open circuit in the nth LED string, or a short from OUTn to ground, by comparing the OUTn voltage to the LOD detection threshold voltage level ( $V_{\text{LOD}} = 0.3$  V, typ). If the OUTn voltage is lower than  $V_{1 \text{ OD}}$ , that output LOD bit is set to '1' to indicate an open LED string. Otherwise, the LOD bit is set to '0'. LOD data are only valid for outputs that are programmed to be enabled. LOD data for outputs that are programmed to be disabled are always '0' (see Table 11), except when IDM is enabled.

The LOD data are stored in a 16-bit register called SID holder (see the Functional Block Diagram) at the rising edge of BLANK when the SIDLD bits are set to '01' (see Table 6). However, when the IDM is enabled, the LOD bits are stored in the SID holder at the end of the IDM working time selected by IDMTIM (see Table 9).

The stored LOD data can be read out through the common shift register as SID at the SOUT pin. LOD/LSD data are not valid for 0.5 µs after the output is turned on.

When the device resumes operation from power-save mode, the LOD cannot be executed before the propagation delay  $(t<sub>D4</sub>)$  has elapsed because LOD does not work during power-save mode.

![](_page_24_Picture_0.jpeg)

## **LED SHORT DETECTION (LSD)**

The LSD data are stored into a 16-bit register called SID holder at the rising edge of BLANK when the SIDLD bits are set to '10' (see Table 6) or when IDM is enabled. The LSD bits are stored in the SID holder at the end of the IDM working time (IDMTIM). The stored LSD data can be read out through the common shift register as SID at the SOUT pin. Note that the LOD/LSD bits are not stable during the first 0.5 µs after the falling edge of BLANK.

LSD data detect a fault caused by a shorted LED by comparing the OUTn voltage to the LSD detection threshold voltage level set by LSDVLT in the control data latch (see Table 4 and Table 7). If the OUTn voltage is higher than the programmed voltage, the corresponding output LSD bit is set to '1' to indicate a shorted LED. Otherwise, the LSD bit is set to '0'. LSD data are only valid for outputs that are programmed to be enabled. LSD data for outputs that are programmed to be disabled are always '0' (see Table 11), except when IDM is enabled. When the device resumes operation from the power-save mode, LSD cannot be executed before the propagation delay  $(t_{D4})$  has elapsed because LSD does not work during power-save mode.

### **INVISIBLE DETECTION MODE (IDM)**

Invisible detection mode (IDM) can detect LOD and LSD even when the output on/off data are set to the off state. When the IDMCUR bits in the control data latch are set to any value except '00', all outputs start sinking the current set by the IDMCUR bits at the falling edge of BLANK and stop sinking the current at the rising edge of BLANK, or the time set by IDMTIM has elapsed. When OUTn stops, the selected SID data by SIDLD bits are latched into the SID holder.

When the IDMCUR bits in the control data latch are set to '00', IDM is disabled.

Figure 26 shows the LOD/LSD/OLD/IDM circuits. Figure 27 and Figure 28 illustrate the IDM operation timing and Table 12 shows a truth table for LOD/LSD/OLD.

![](_page_24_Figure_11.jpeg)

![](_page_24_Figure_12.jpeg)

![](_page_24_Picture_1109.jpeg)

![](_page_24_Picture_1110.jpeg)

# **TLC5929**

**EXAS ISTRUMENTS** 

#### ZHCS162B –APRIL 2011–REVISED JULY 2012 **www.ti.com.cn**

![](_page_25_Figure_4.jpeg)

![](_page_25_Figure_5.jpeg)

![](_page_25_Figure_6.jpeg)

**Figure 28. IDM Operation Timing with LOD Selected and IDM Disabled**

![](_page_26_Picture_0.jpeg)

### **OUTPUT LEAKAGE DETECTION (OLD)**

When IDM mode is enabled, OLD is always disabled.

Output leakage detection (OLD) detects a fault caused by a short with high resistance from OUTn to GND by comparing the OUTn voltage to the LSD detection threshold voltage when the output on/off data are set to the off state. OLD can also detect a short between adjacent pins. A very small current is sourced from the turned-off  $OUTn$  to detect leaking when the SIDLD bits are '11' and BLANK is low. OLD operation is disabled when the SIDLD bits are set to any value except '11', and then the current source is stopped. If the OUTn voltage is lower than the programmed LSD threshold voltage, the corresponding OLD bit is set to '1' to indicate a leaking LED. Otherwise, the OLD bit is set to '0'. The OLD result is valid for disabled outputs only. The OLD data are latched into the SID holder when BLANK goes high. The OLD bits of the enabled outputs are always '0'. When the device resumes operation from power-save mode, OLD cannot be executed until after the propagation delay  $(t_{D4})$ has elapsed because OLD does not work during power-save mode.

### **STATUS INFORMATION DATA (SID)**

The status information data (SID) contains the status of the LED open detection (LOD), LED short detection (LSD), output leakage detection (OLD), pre-thermal warning (PTW), thermal error flag (TEF), and IREF short flag (ISF), depending on the SIDLD bits in the control data latch. When the MSB of the common shift register is set to '0', the selected SID overwrite the lower 16 bits in the common shift register at the rising edge of LAT after the data in the common shift register are copied to the output on/off data latch. If the MSB of the common shift register is '1', the data in the common shift register do not change.

After being copied into the common shift register, new SID data are not available until new data are written into the common shift register. If new data are not written, the LAT signal is ignored. To recheck SID without changing the on/off control data, reprogram the common shift register with the same data currently programmed into the on/off data latch. When LAT goes high, the output on/off data do not change, but new SID data are loaded into the common shift register. LOD, LSD, OLD, PTW, TEF, and ISF are shifted out of SOUT with each rising edge of SCLK.

The SID reading must be delayed for a duration of  $t_{D4}$  or more after the device resumes operation from the power-save mode because SID does not indicate correct data during the power-save mode. The SID load configuration and SID read timing are shown in Figure 29 and Figure 30, respectively.

![](_page_26_Figure_9.jpeg)

**Figure 29. SID Load Configuration**

# **TLC5929**

Texas **NSTRUMENTS** 

#### ZHCS162B –APRIL 2011–REVISED JULY 2012 **www.ti.com.cn**

![](_page_27_Figure_4.jpeg)

**Figure 30. SID Read Timing**

![](_page_28_Picture_1.jpeg)

**www.ti.com.cn** ZHCS162B –APRIL 2011–REVISED JULY 2012

## **THERMAL SHUTDOWN (TSD) AND THERMAL ERROR FLAG (TEF)**

The thermal shutdown (TSD) function turns off all constant-current outputs when the junction temperature  $(T_{J})$ exceeds the threshold (T<sub>TEF</sub> = +165°C, typ) and sets all LOD data bits to '1'. When the junction temperature drops below (T<sub>TEF</sub> – T<sub>HYST</sub>), the output control starts normally. The TEF remains '1' until the next rising edge on LAT even if the temperature drops below the low level. Figure 31 shows the timing diagram and Table 13 shows the truth table for TEF.

![](_page_28_Figure_5.jpeg)

![](_page_28_Figure_6.jpeg)

![](_page_28_Picture_730.jpeg)

#### **Table 13. TEF/PTW/ISF Truth Table**

![](_page_29_Picture_1.jpeg)

#### ZHCS162B –APRIL 2011–REVISED JULY 2012 **www.ti.com.cn**

### **PRE-THERMAL WARNING (PTW)**

The PTW function indicates that the device junction temperature is high. The PTW is set and all LSD data bits are set to '1' while the device junction temperature exceeds the temperature threshold ( $T_{PTW}$  = +138°C, typ); however, the outputs are not forced off. When the PTW indicates a high temperature, the device temperature should be reduced by lowering the power dissipated in the driver to avoid a forced shutdown by the thermal shutdown circuit. This reduction can be accomplished by lowering the values of the BC data or the LED supply voltage. The PTW remains '1' until the next rising edge on LAT, even if the temperature drops below  $T_{PTW}$ . Figure 31 shows a timing diagram and Table 13 shows the truth table for PTW.

## **CURRENT REFERENCE (IREF PIN) SHORT FLAG (ISF)**

The ISF function indicates that the IREF pin is shorted with low impedance to GND. When ISF is set, all OLD data bits are set to '1'. Then all outputs (OUTn) are forced off and remain off until the short is removed. Table 13 shows the truth table for ISF.

### **NOISE REDUCTION**

Large surge currents may flow through the device and the board on which the device is mounted if all 16 outputs turn on simultaneously when BLANK goes low or on/off data change at the LAT rising edge with BLANK low. These large current surges could introduce detrimental noise and electromagnetic interference (EMI) into other circuits. The TLC5929 turns the outputs on with a 2-ns series delay for each output in order to provide a circuit soft-start feature.

![](_page_30_Picture_1.jpeg)

#### **www.ti.com.cn** ZHCS162B –APRIL 2011–REVISED JULY 2012

## **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

![](_page_30_Picture_252.jpeg)

### **Changes from Original (April 2011) to Revision A Page**

![](_page_30_Picture_253.jpeg)

![](_page_31_Picture_0.jpeg)

## **PACKAGING INFORMATION**

![](_page_31_Picture_302.jpeg)

**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

![](_page_32_Picture_0.jpeg)

www.ti.com 10-Dec-2020

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

![](_page_33_Picture_1.jpeg)

**TEXAS** 

## **TAPE AND REEL INFORMATION**

**STRUMENTS** 

![](_page_33_Figure_4.jpeg)

\*All dimensions are nominal

![](_page_33_Figure_5.jpeg)

#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

![](_page_33_Figure_7.jpeg)

![](_page_33_Picture_313.jpeg)

![](_page_34_Picture_0.jpeg)

www.ti.com 3-Jun-2022

# **PACKAGE MATERIALS INFORMATION**

![](_page_34_Figure_4.jpeg)

\*All dimensions are nominal

![](_page_34_Picture_122.jpeg)

## **TEXAS NSTRUMENTS**

www.ti.com 3-Jun-2022

## **TUBE**

![](_page_35_Figure_5.jpeg)

# **B - Alignment groove width**

\*All dimensions are nominal

![](_page_35_Picture_106.jpeg)

# **GENERIC PACKAGE VIEW**

# **PWP 24 PWP 24 PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height**

**4.4 x 7.6, 0.65 mm pitch** PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

![](_page_36_Picture_6.jpeg)

![](_page_36_Picture_7.jpeg)

# **PACKAGE OUTLINE**

# **PWP0024B PowerPAD TSSOP - 1.2 mm max height** TM

PLASTIC SMALL OUTLINE

![](_page_37_Figure_5.jpeg)

#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MO-153.
- 5. Features may not be present and may vary.

![](_page_37_Picture_13.jpeg)

# **EXAMPLE BOARD LAYOUT**

# **PWP0024B PowerPAD TSSOP - 1.2 mm max height** TM

PLASTIC SMALL OUTLINE

![](_page_38_Figure_4.jpeg)

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.

![](_page_38_Picture_10.jpeg)

# **EXAMPLE STENCIL DESIGN**

# **PWP0024B PowerPAD TSSOP - 1.2 mm max height** TM

PLASTIC SMALL OUTLINE

![](_page_39_Figure_4.jpeg)

NOTES: (continued)

11. Board assembly site may have different recommendations for stencil design.

![](_page_39_Picture_8.jpeg)

<sup>10.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

# **GENERIC PACKAGE VIEW**

# **RGE 24 VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD

![](_page_40_Picture_4.jpeg)

Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

![](_page_40_Picture_6.jpeg)

4204104/H

![](_page_41_Picture_1.jpeg)

# **PACKAGE OUTLINE**

# **RGE0024B VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD

![](_page_41_Figure_5.jpeg)

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

![](_page_41_Picture_10.jpeg)

# **EXAMPLE BOARD LAYOUT**

# **RGE0024B VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD

![](_page_42_Figure_4.jpeg)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

![](_page_42_Picture_7.jpeg)

# **EXAMPLE STENCIL DESIGN**

# **RGE0024B VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD

![](_page_43_Figure_4.jpeg)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

![](_page_43_Picture_6.jpeg)

DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE

![](_page_44_Figure_3.jpeg)

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AE.

![](_page_44_Picture_8.jpeg)

### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for* [LED Lighting Drivers](https://www.xonelec.com/category/semiconductors/integrated-circuits-ics/driver-ics/led-lighting-drivers) *category:*

*Click to view products by* [Texas Instruments](https://www.xonelec.com/manufacturer/texasinstruments) *manufacturer:* 

Other Similar products are found below :

[LV5235V-MPB-H](https://www.xonelec.com/mpn/onsemiconductor/lv5235vmpbh) [AP5726WUG-7](https://www.xonelec.com/mpn/diodesincorporated/ap5726wug7) [IS31BL3228B-UTLS2-TR](https://www.xonelec.com/mpn/issi/is31bl3228butls2tr) [IS31BL3506B-TTLS2-TR](https://www.xonelec.com/mpn/issi/is31bl3506bttls2tr) [AP5725FDCG-7](https://www.xonelec.com/mpn/diodesincorporated/ap5725fdcg7) [AP5726FDCG-7](https://www.xonelec.com/mpn/diodesincorporated/ap5726fdcg7) [SLG7NT4082V](https://www.xonelec.com/mpn/silego/slg7nt4082v) [SLG7NT4082VTR](https://www.xonelec.com/mpn/silego/slg7nt4082vtr) [AP5725WUG-7](https://www.xonelec.com/mpn/diodesincorporated/ap5725wug7) [BD1604MVV-E2](https://www.xonelec.com/mpn/rohm/bd1604mvve2) [MAX16840ATB+](https://www.xonelec.com/mpn/analogdevices/max16840atb) [CAT4004BHU2-GT3](https://www.xonelec.com/mpn/onsemiconductor/cat4004bhu2gt3) [TLE4242EJ](https://www.xonelec.com/mpn/infineon/tle4242ej) [IS31LT3172-GRLS4-TR](https://www.xonelec.com/mpn/issi/is31lt3172grls4tr) [IS32LT3174-GRLA3-TR](https://www.xonelec.com/mpn/issi/is32lt3174grla3tr) [ZXLD1374QESTTC](https://www.xonelec.com/mpn/diodesincorporated/zxld1374qesttc) [NCV78825DQ0R2G](https://www.xonelec.com/mpn/onsemiconductor/ncv78825dq0r2g) [MP4425AGQB-P](https://www.xonelec.com/mpn/monolithicpowersystems/mp4425agqbp) [MP3367GR-P](https://www.xonelec.com/mpn/monolithicpowersystems/mp3367grp) [MPQ3369GR-P](https://www.xonelec.com/mpn/monolithicpowersystems/mpq3369grp) [MPQ7220GF-AEC1-P](https://www.xonelec.com/mpn/monolithicpowersystems/mpq7220gfaec1p) [MP3362GJ-Z](https://www.xonelec.com/mpn/monolithicpowersystems/mp3362gjz) [DIO5662ST6](https://www.xonelec.com/mpn/dioo/dio5662st6) [IS31BL3508A-TTLS2-TR](https://www.xonelec.com/mpn/issi/is31bl3508attls2tr) [DIO5661TST6](https://www.xonelec.com/mpn/dioo/dio5661tst6) [NJW4617DL3-TE1](https://www.xonelec.com/mpn/nisshinbo/njw4617dl3te1) [BD2802GU-E2](https://www.xonelec.com/mpn/rohm/bd2802gue2) [BD6583MUV-E2](https://www.xonelec.com/mpn/rohm/bd6583muve2) [NCV7693DB0R2G](https://www.xonelec.com/mpn/onsemiconductor/ncv7693db0r2g) [LV52207NXA-VH](https://www.xonelec.com/mpn/onsemiconductor/lv52207nxavh) [NCL30076AADR2G](https://www.xonelec.com/mpn/onsemiconductor/ncl30076aadr2g) [NCL30486B2DR2G](https://www.xonelec.com/mpn/onsemiconductor/ncl30486b2dr2g) [NCL30488B4DR2G](https://www.xonelec.com/mpn/onsemiconductor/ncl30488b4dr2g) [NCV78763MW4AR2G](https://www.xonelec.com/mpn/onsemiconductor/ncv78763mw4ar2g) [BD18353EFV-ME2](https://www.xonelec.com/mpn/rohm/bd18353efvme2) [A6217KLJTR-T](https://www.xonelec.com/mpn/allegro/a6217kljtrt) [LT3761EMSE#TRPBF](https://www.xonelec.com/mpn/analogdevices/lt3761emsetrpbf) [TLD2132-1EP](https://www.xonelec.com/mpn/infineon/tld21321ep) [TLD2331-3EP](https://www.xonelec.com/mpn/infineon/tld23313ep) [MPM6010GQV-AEC1-Z](https://www.xonelec.com/mpn/monolithicpowersystems/mpm6010gqvaec1z) [MPQ4425MGQB-](https://www.xonelec.com/mpn/monolithicpowersystems/mpq4425mgqbaec1z)[AEC1-Z](https://www.xonelec.com/mpn/monolithicpowersystems/mpq4425mgqbaec1z) [MPQ3326GR-AEC1-Z](https://www.xonelec.com/mpn/monolithicpowersystems/mpq3326graec1z) [MPQ7230GLE-AEC1-Z](https://www.xonelec.com/mpn/monolithicpowersystems/mpq7230gleaec1z) [MP2341GTL-Z](https://www.xonelec.com/mpn/monolithicpowersystems/mp2341gtlz) [BCR602](https://www.xonelec.com/mpn/infineon/bcr602) [IS31FL3236-TQLS2-TR](https://www.xonelec.com/mpn/issi/is31fl3236tqls2tr) [TLD700216ESXUMA1](https://www.xonelec.com/mpn/infineon/tld700216esxuma1) [LM3405AXMYX/NOPB](https://www.xonelec.com/mpn/texasinstruments/lm3405axmyxnopb) [LM36273YFFR](https://www.xonelec.com/mpn/texasinstruments/lm36273yffr) [MP46885DN-LF-Z](https://www.xonelec.com/mpn/monolithicpowersystems/mp46885dnlfz)