

www.ti.com.cn ZHCS774A –MARCH 2012–REVISED DECEMBER 2012

用于 **7** 位 **DC** 和 **7** 位全局 **BC LED** 灯的 **16** 通道、**16** 位、**ES-PWM**,完全自我 诊断 **LED** 驱动器

查询样品**: TLC5948A**

¹特性

- **²³• 16** 个恒定流入电流源输出通道 **•** 电流基准端短路标记 **(ISF)**
- **•** 支持最大 **DC** 和 **BC** 数据的灌电流能力: **•** 热关断 **(TSD)** 和错误标记 **(TEF)**
	- **– 2mA** 至 **45 mA (VCC ≤ 3.6V) •** 预热报警 **(PTW)**
	-
- - **– 0%** 至 **100%** 范围的 **7-**位 **(128** 步**)**
- **•** 全局亮度控制 **(BC):** 应用范围 **– 25%** 至 **100%** 范围的 **7-**位 **(128** 步**)**
- **•** 增强型光谱或传统 **PWM**灰度控制 **(GS) : – 16-**^位 **(65,536** ^步**)** 说明 **• LED** 电源电压:高达 **10V**
-
-
- -
	-
-
-
- **•** 自动显示重复和自动数据刷新
-
-
- 模式 (IDM) 的开路检测 (LOD) 和短路检测 (LSD)
- **•** 输出泄露侦测 **(OLD)** 取错误检测结果。
-
-
-
- **– 2 mA** 至 **60 mA (VCC > 3.6 V) •** 防止涌入电流的四通道成组延迟交换
- **•** 点校正 **(DC): •** 工作温度范围:**-40°C** 至 **+85°C**

- **• LED** 视频显示屏
- **• LED** 标识牌

TLC5948 是一款 ¹⁶ 通道、恒定流入电流吸收 LED ^驱 **• VCC**:**3.0V** ^至 **5.5V** 动器。 每个通道具有一个独立可调节,脉宽调制 **•** 恒定电流精度: (PWM) 灰度 (GS) 亮度控制,此控制有 65,536 步长 **–** 通道间**: ±0.6% (**典型值**), ±2% (**最大值**)** ^和¹²⁸ 步长的恒定电流点校正 (DC)。 DC 调节通道间 **–** 设备间**: ±1% (**典型值**), ±4% (**最大值**)** 的亮度偏差。 所有通道都有一个 128-步全局亮度控 **•** 数据传输速率:**33MHz** ^制(BC)。 BC 调节与其它 LED 驱动器的亮度偏差。 ^可 **• 53MHz •• 193MHz •• 193MHz •• 193MHz •• 194MHz •• 194MHz •• 194MHz**
灰度控制时钟: 33MHz 通过一个串行接口端口来访问 GS, DC 和 BC 数据。

显示计时复位
• 显示计时复位 TLC5948 有 6 个错误信号: LED 打开侦测 **•** 用来大大减少 **VCC** 电流的省电模式 (LOD),LED 短路侦测 (LSD),输出泄露侦测 (OLD), **•** 支持无形检测 基准电流终端短路标志侦测 (ISF),预热警告 (PTW),

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of ÆÀ Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

ZHCS774A –MARCH 2012–REVISED DECEMBER 2012 **www.ti.com.cn**

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE AND ORDERING INFORMATION(1)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted.

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

(2) All voltages are with respect to device ground terminal.

THERMAL INFORMATION

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

www.ti.com.cn ZHCS774A –MARCH 2012–REVISED DECEMBER 2012

RECOMMENDED OPERATING CONDITIONS

At $T_A = -40^{\circ}$ C to +85°C and V_{CC} = 3 V to 5.5 V, unless otherwise noted.

ELECTRICAL CHARACTERISTICS

At $T_A = -40^{\circ}$ C to +85°C and V_{CC} = 3 V to 5.5 V. Typical values at $T_A = +25^{\circ}$ C and V_{CC} = 3.3 V, unless otherwise noted.

(1) Not tested; specified by design.

www.ti.com.cn ZHCS774A –MARCH 2012–REVISED DECEMBER 2012

ELECTRICAL CHARACTERISTICS (continued)

At $T_A = -40^{\circ}$ C to +85°C and V_{CC} = 3 V to 5.5 V. Typical values at $T_A = +25^{\circ}$ C and V_{CC} = 3.3 V, unless otherwise noted.

(2) The deviation of each output from the OUT0 to OUT15 constant-current average. Deviation is calculated by the formula:

$$
\Delta (\%) = 100 \times \left[\frac{I_{\text{OLC}(n)}}{\left(\frac{(I_{\text{OLC}(0)} + I_{\text{OLC}(1)} + ... + I_{\text{OLC}(14)} + I_{\text{OLC}(15)})}{16} \right)} - 1 \right]
$$
\nwhere n = 0 to 15.
\nDeviation of the OUT0 to OUT15 constant-current ave\n
$$
\Delta (\%) = 100 \times \left[\frac{\left(I_{\text{OLC}(0)} + I_{\text{OLC}(1)} + ... I_{\text{OLC}(14)} + I_{\text{OLC}(15)} \right)}{16} \right] - (100 \times 100 \times 100) = 100 \times 100 = 100
$$

where $n = 0$ to 15.

(3) Deviation of the OUT0 to OUT15 constant-current average from the ideal constant-current value. Deviation is calculated by the formula:

$$
\Delta (%) = 100 \times \left[\frac{\left(\frac{(I_{\text{OLC(0)}} + I_{\text{OLC(1)}} + \dots I_{\text{OLC(14)}} + I_{\text{OLC(15)}})}{16} \right) - (\text{Ideal Output Current})}{\text{Ideal Output Current}} \right]
$$
\nIdeal current is calculated by the formula:

 1.20

$$
I_{\text{OLCn(IDEAL)}} \text{ (mA)} = 42.3 \times \left[\frac{1.26}{R_{\text{IREF}}} \right]
$$

 $(I_{\text{OLC}(n)}$ at $V_{\text{CC}} = 3.0 \text{ V}$) $\Delta (\% N) = \left(\frac{\left(I_{\text{OLC}(n)} \text{ at } V_{\text{CC}} = 5.5 \text{ V}\right) - \left(I_{\text{OLC}(n)} \text{ at } V_{\text{CC}} = 3.0 \text{ V}\right)}{\left(I_{\text{OLC}(n)} \text{ at } V_{\text{CC}} = 3.0 \text{ V}\right)} \right) \times \frac{100}{5.5 \text{ V} - 3.0 \text{ V}}$ 100 (4) Line regulation is calculated by the formula:

where $n = 0$ to 15.

(5) Load regulation is calculated by the equation:

$$
\Delta (\% / V) = \times \left(\frac{\left(\int_{\text{OLC}(r)} \text{at} V_{\text{OUT}} \right) = 3 \text{ V} \right) - \left(\int_{\text{OLC}(r)} \text{at} V_{\text{OUT}} \right) = 0.8 \text{ V}}{\left(\int_{\text{OLC}(r)} \text{at} V_{\text{OUT}} \right) = 0.8 \text{ V} \right)} \times \frac{100}{3 \text{ V} - 0.8 \text{ V}}
$$

where $n = 0$ to 15.

(6) Not tested; specified by design.

ZHCS774A –MARCH 2012–REVISED DECEMBER 2012 **www.ti.com.cn**

SWITCHING CHARACTERISTICS (See Figure 4, Figure 5, and Figure 8 through Figure 11)

At T_A = –40°C to +85°C, V_{CC} = 3 V to 5.5 V, C_L = 15 pF, R_L = 82 Ω, R_{IREF} = 1.1 kΩ, and V_{LED} = 5.0 V. Typical values at V_{CC} = 3.3 V and T_A = +25°C, unless otherwise noted.

(1) Output on-time error (t_{ON_ERR}) is calculated by the formula: $t_{ON_ERR} = t_{OUT_ON} - t_{GSCLK}$. t_{OUTON} is the actual on-time of the constantcurrent driver. t_{GSCLK} is the GSCLK period.

www.ti.com.cn ZHCS774A –MARCH 2012–REVISED DECEMBER 2012

PARAMETER MEASUREMENT INFORMATION

PIN-EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS

Figure 2. SOUT

Figure 3. OUT0 Through OUT15

TEST CIRCUITS

(1) $n = 0$ to 15.

(1) $n = 0$ to 15.

Figure 6. Constant-Current Test Circuit for OUTn

TIMING DIAGRAMS

(1) Input pulse rise and fall time is 1 ns to 3 ns.

www.ti.com.cn ZHCS774A –MARCH 2012–REVISED DECEMBER 2012

(2) t_{OUTON} refers to t_{ON} $_{\text{ERR}}$ = $t_{\text{OUTON}} - t_{\text{GSCLK}}$.

XAS **STRUMENTS**

Figure 10. Power-Save Mode Timing

www.ti.com.cn ZHCS774A –MARCH 2012–REVISED DECEMBER 2012

(1) NV = Not valid; these data are not used for any function.

Figure 11. Control Data Write Timing

ZHCS774A –MARCH 2012–REVISED DECEMBER 2012 **www.ti.com.cn**

PIN CONFIGURATION

NOTE: The PowerPAD only applies to the PWP package.

www.ti.com.cn ZHCS774A –MARCH 2012–REVISED DECEMBER 2012

PIN DESCRIPTIONS

FUNCTIONAL BLOCK DIAGRAM

www.ti.com.cn ZHCS774A –MARCH 2012–REVISED DECEMBER 2012

TYPICAL CHARACTERISTICS

At T_A = +25°C, unless otherwise noted.

SUPPLY CURRENT IN POWER-SAVE MODE vs AMBIENT

www.ti.com.cn ZHCS774A –MARCH 2012–REVISED DECEMBER 2012

At T_A = +25°C, unless otherwise noted. **CONSTANT-CURRENT OUTPUT VOLTAGE WAVEFORM** Channel 1 **GSCLK** Ch 1 (5 V/div) which you will للمسلم √W¦YM Ch 2 (2 V/div) Channel 2 OUT0 apvirma Ch 3 (2 V/div) E R_{IREF} = 0.85 k Ω Channel 3 OUT₁ $V_{\rm CC}$, $V_{\rm LED}$ = 5 V v_{CC}, v_{LED} = J v
BC and DC = 7Fh Wales Poly mM www **MAMA** naprov $GS = 1h$ Ch 4 (2 V/div) $\frac{1}{5}$ Channel 4 $R_1 = 68 \Omega$, C₁ = 15 pF R_L = 68 Ω, C_L = 1{
GSCLK = 33 MHz OUT4 بالمتحدث والمتحدث $Time (20 ns/div)$ $_{G010}$ **Figure 24.**

TYPICAL CHARACTERISTICS (continued)

DETAILED DESCRIPTION

MAXIMUM CONSTANT SINK CURRENT VALUE

The maximum output current value of each channel (I_{OLCMax}) is programmed by a single resistor (R_{IREF}) that is placed between the IREF and GND pins. The current value can be calculated by Equation 1:

$$
R_{\text{IREF}} = \frac{V_{\text{IREF}}}{I_{\text{OLCMax}}} \times 42.3
$$

Where:

 V_{IRFF} = the internal reference voltage on IREF (typically 1.20 V when the global brightness control data are at maximum)

 $I_{OLCMax} = 2 \text{ mA}$ to 60 mA with DCn and BC = 7Fh (1)

I_{OLCMax} is the highest current for each output. Each output sinks I_{OLCMax} current when it is turned on, and the dot correction (DC) data and the global brightness control (BC) data are set to the maximum value of 7Fh (127). Each output sink current can be reduced by lowering the DC and BC value.

R_{IREF} must be between 0.846 kΩ and 25.4 kΩ in order to hold I_{OLCMax} between 60 mA (typ) and 2 mA (typ). Otherwise, the output may be unstable. Output currents lower than 2 mA can be achieved by setting I_{OLCMax} to 2 mA or higher and then using DC or global BC to lower the output current.

Table 1 shows the characteristics of the constant-current sink versus the external resistor, R_{IREF} .

Table 1. Maximum Constant-Current Output versus External Resistor Value

DOT CORRECTION (DC) FUNCTION

The TLC5948A can individually adjust the output current of each channel (OUT0 to OUT15) by using DC. The DC function allows the brightness deviations of the LEDs connected to each output to be individually adjusted. Each output DC is programmed with a 7-bit word, so the value is adjusted with 128 steps within the range of 0% to 100% of I_{OLCMax} . Equation 2 calculates the actual output current value as a function of R_{IREF}, DC value, and global BC value. DC data are programmed into the TLC5948A with the serial interface. When the device is powered on, the DC data in the first and second control data latches contain random data. Therefore, DC data must be written to the DC data latch before turning the constant-current outputs on. Table 2 summarizes the DC data value versus the set current value.

DC DATA				RATIO OF		
BINARY	DECIMAL	HEX	BC DATA (Hex)	OUTPUT CURRENT TO I_{OLCMax} (%)	I_{OUT} (mA) $\begin{bmatrix} \mathsf{l}_{\mathsf{OLCMax}} = 45 \text{ mA}, \\ \text{typical} \end{bmatrix}$	I_{OUT} (mA) (I_{OLCMax} = 2 mA, typical)
000 0000	0	00	7F	0	0	0
000 0001		01	7F	0.8	0.35	0.02
000 0010	2	02	7F	1.6	0.71	0.03
111 1101	125	7D	7F	98.4	44.29	1.97
111 1110	126	7E	7F	99.2	44.65	1.98
111 1111	127	7F	7F	100.0	45.00	2.00

Table 2. DC Data versus Current Ratio and Set Current Value

GLOBAL BRIGHTNESS CONTROL (BC) FUNCTION

The TLC5948A has the ability to adjust the output current of all constant-current outputs simultaneously. This function is called *global brightness control* (BC). The global BC for all outputs (OUT0 to OUT15) is programmed with a 7-bit word. The global BC adjusts all output currents in 128 steps from 25% to 100%, where 100% corresponds to the maximum output current set by R_{IREF} . Equation 2 calculates the actual output current as a function of R_{IRFF} , DC value, and global BC value. BC data can be set via the serial interface. When the device is powered on, the BC data in the first and second control data latches contain random data. Therefore, BC data must be written to the BC data latch before turning the constant-current output on.

The output current value controlled by DC and BC can be calculated by Equation 2.

$$
I_{\text{OUT}n} = \left[\frac{1}{4} + \frac{3/4 \times BC}{127}\right] \times \frac{DCn}{127} \times I_{\text{OLCMax}}
$$

Where:

 I_{OLCMax} = the maximum constant-current value for each output determined by R_{IREF} $D C n$ = the dot correction value for each OUTn in the second control data latch (0h to 7Fh) BC = the global brightness control value in the second control data latch (0h to 7Fh) (2)

ZHCS774A –MARCH 2012–REVISED DECEMBER 2012 **www.ti.com.cn**

Table 3 and Table 4 summarize the BC data versus the set current value.

Table 3. BC Data versus Constant-Current Ratio and Set Current Value

Table 4. DC and BC Data versus Current Ratio and Set Current Value

GRAYSCALE (GS) FUNCTION (PWM CONTROL)

The TLC5948A can adjust the brightness of each output channel using a pulse width modulation (PWM) control scheme. The architecture of 16 bits per channel results in 65,536 brightness steps, from 0% up to 100% brightness.

The PWM operation for OUTn is controlled by a 16-bit grayscale (GS) counter. The GS counter increments on each GS reference clock (GSCLK) rising edge. The GS counter resets to 0000h when the BLANK bit in the first control data latch is set to '1'; the counter value is held at 0000h while the BLANK bit is '1', even if the GS clock input is toggled high and low.

The TLC5948A has two types of PWM control: conventional PWM control and enhanced spectrum (ES) PWM control. The conventional PWM control can be selected when the ESPWM bit in the first control data latch is '0'. The ES PWM control is selected when the ESPWM bit is '1'.

The on-time ($t_{OUT ON}$) of each output (OUTn) can be calculated by Equation 3. $t_{\text{OUT ON}} = t_{\text{GSCLK}} \times \text{GSn}$ (3)

www.ti.com.cn ZHCS774A –MARCH 2012–REVISED DECEMBER 2012

Table 5 summarizes the GS data values versus the output on-time duty cycle. When the device powers up, the BLANK bit in the first control data latch is set to '1'. The 257-bit common shift register and the first and second GS data latches contain random data. Therefore, GS data must be written to the GS latches before the BLANK bit is set to '0'. All constant-current outputs are off when the BLANK bit is '1'.

Table 5. Output Duty Cycle and On-Time versus GS Data

Conventional PWM Control

In this PWM control, the GS clock is enabled when the BLANK bit is set to '0'. The first GS clock rising edge after the BLANK bit is set to '0' increments the GS counter by one and switches on all outputs with a non-zero GS value programmed into the second GS data latch. Each additional GS clock rising edge increases the corresponding GS counter by one.

The GS counter keeps track of the number of clock pulses from the GS clock inputs. Each output stays on while the counter is less than or equal to the programmed GS value. Each output turns off at the GS counter value rising edge when the counter becomes greater than the output GS latch value. Figure 25 illustrates the conventional PWM operation.

Texas **INSTRUMENTS**

ZHCS774A –MARCH 2012–REVISED DECEMBER 2012 **www.ti.com.cn**

BLANK Bit $($ Internal $)$ ⁽¹⁾ 32768 65535 65536 32769 32770 $\prod_{i=1}^n \prod_{i=1}^n \prod_{i=1}^{\infty} \prod_{i=1}^{\in$ $2 \t3 \t4$ 65537 NN SINN 151 N N N 1 GSCLK 11 LI 161 I See (2) (V_{OUTnH}) OFF OUT*n* No drivers turn on when GS data are '0' $(GSDATA = 000h)$ ON (V_{OUTnL}) (V_{OUTnH}) $t = GSCLK \times 1$ OUT*n* OFF $\overline{(\mathsf{V}_{\mathsf{OUTnl}})}$ $(GSDATA = 001h)$ ON $-$ GSCLK \times 2 (V_{OUTnH}) OUT*n* OFF $\overline{(\mathsf{V}_{\mathsf{OUTnL}})}$ $(GSDATA)$ ON GSCLK \times 3 (V_{OUTnH}) OUT*n* OFF (V_{OUTnL}) $(GSDATA = 003h)$ ON (V_{OUTn}) $GSCI K \times 32767$ OFF OUT*n*
7FFFh) (V_{OUTnL}) $(GSDATA =$ ON (V_{OUTnH}) $GSCI K \times 32768$ OFF OUT*n* (V_{OUTnL}) (GSDATA = 8000h) ON (V_{OUTnH}) $GSCLK \times 32769$ OFF OUT*n* $\overline{N}_{\text{OUTnL}}$ (GSDATA = 8001h) ON (V_{OUTINH}) $=$ GSCLK \times 65533 OUT*n* OFF $\overbrace{(\mathsf{V}_{\mathsf{OUTnL}})}$ $(GSDATA = FFFIDh)$ ON (V_{OUTnH}) $GSCLK \times 65534$ OFF $\frac{\sqrt{2}}{(\frac{1}{\sqrt{2}})}$ OUT*n* (GSDATA = FFFEh) ON $t = GSCLK \times 65535$ $\frac{\left(V_{\text{OUTnH}}\right)}{\left(V_{\text{OUTnL}}\right)}$ OUT*n* OFF (V) See (3) See (4) OUTnL (GSDATA = FFFFh) ON

(1) The internal signal is generated when LAT inputs GS data with the display timing reset bit (TMGRST) set to '1'. This signal has the same function as a BLANK = 1 pulse. Furthermore, the signal is generated at the 65,536th GSCLK when the auto display repeat bit (DSPRPT) is set to '1'.

(2) The GS counter begins to count GSCLK pulses after the BLANK bit is set to '0' or when the LAT signal for a GS data write is input with the display time reset mode enabled.

(3) OUTn turns on at the first GSCLK rising edge except when GS data are '0' after the BLANK bit is set to '0' or when the LAT signal for a GS data write is input with the display time reset mode enabled.

(4) OUTn does not turn on again until BLANK is set to '1' once, except when the TMGRST or DSPRPT bits are '1'.

Figure 25. Conventional PWM Operation

Enhanced Spectrum (ES) PWM Control

In this PWM control, the total display period is divided into 128 display segments. The total display period is the time from the first GS clock (GSCLK) to the 65,536th GSCLK input after the BLANK bit is set to '0'. Each display segment has a maximum of 512 GSCLKs. The OUTn on-time changes, depending on the 16-bit GS data. Refer to Table 6 for the sequence of information and to Figure 26 for the timing information.

Texas **STRUMENTS**

www.ti.com.cn ZHCS774A –MARCH 2012–REVISED DECEMBER 2012

Table 6. ES PWM Drive Turn On-Time Length

Texas **NSTRUMENTS**

ZHCS774A –MARCH 2012–REVISED DECEMBER 2012 **www.ti.com.cn**

(1) The internal signal is generated when LAT inputs GS data when the display timing reset bit (TMGRST) is set to '1'. This signal has the same function as BLANK = 1. Furthermore, the signal is generated at the 65,536th GSCLK when the auto display repeat bit (DSPRPT) is set to '1'.

(2) When auto display repeat is on.

Figure 26. ES PWM Operation

Auto Display Repeat Function

This function can repeat the total display period as long as GSCLK is present, as shown in Figure 27. This function is switched on or off by the content of the DSPRPT bit in the first control data latch.

When the DSPRPT bit is '1', auto display repeat is enabled and the entire display period automatically repeats. The entire display period only executes once after either the BLANK bit is set to '0', or after a LAT signal rising edge for a GS data write is input when the display timing reset is enabled.

(1) OUTn is not turned on until BLANK changes from '1' to '0' or until LAT changes from low to high for a GS data write with TMGRST = 1.

Figure 27. Auto Display Repeat Function

Auto Data Refresh Function

This function allows grayscale (GS) data, dot correction (DC) data, and global brightness control (BC) data to be input at any time without synchronizing the input to the display timing. If GS, DC, and BC data are sent during a display period, the input data are held in the first latch for each data register. The data are then transferred to the second latch when the 65,536th GSCLK occurs. The second latch data are used for the next display period. Refer to Figure 28 and Figure 29 for the auto data refresh function timing. However, when the BLANK bit in the first control data latch is set to '1' before the 65,536th GSCLK occurs, the first latch data immediately upload to the second latch. Also, when a LAT rising edge occurs while the BLANK bit is '1', the selected shift register data are transferred to the first and second latch at the same time. The data of bits 119-136 (BLANK, DSPRPT, TMGRST, ESPWM, LODVLT, LSDVLT, LATTMG, IDMENA, IDMRPT, IDMCUR, OLDEN, and PSMODE) in the control data latch immediately update whenever the data are written into the first latch.

Display Timing Reset Function

The display timing reset function allows initializing the display timing with a LAT rising edge for a GS data write. This function can be switched on or off with the TMGRST bit in the first control data latch. When the TMGRST bit is '1', the GS counter is reset to '0' and all outputs are forced off at the LAT rising edge for a GS data write. Furthermore, the data in the 257-bit common shift register are copied to the first and second GS data latches at the same time. In addition, the DC and BC data in the first control data latch are transferred to the second data latch simultaneously. This configuration is identical to the BLANK bit when it changes data from '0' to '1' and '1' to '0'. Therefore, the BLANK bit is not needed to control the display reset. PWM control resumes from the next GSCLK rising edge. When the TMGRST bit is '0', the GS counter is not reset and the outputs are not forced off even with a LAT rising edge.

Texas **NSTRUMENTS**

ZHCS774A –MARCH 2012–REVISED DECEMBER 2012 **www.ti.com.cn**

(1) BLANK data do not change with Auto Display Repeat enabled.

(1) The BLANK bit value is changed after the LAT rising edge.

(2) GS, DC, and BC are controlled by new data.

www.ti.com.cn ZHCS774A –MARCH 2012–REVISED DECEMBER 2012

REGISTER AND DATA LATCH CONFIGURATION

The TLC5948A has one common shift register and two pairs of data latches: the first and second grayscale (GS) data latches and the first and second control data latches. The common shift register is 257 bits long and the GS data latches are 256 bits long in total. The first control data latch is 137 bits long and the second latch is 119 bits long. When the common shift register MSB is '0', the least significant 256 bits from the common shift register are latched into the first GS data latch. When the MSB is '1', the data are latched into the first control data latch. Figure 30 shows the common shift register and latch configurations.

ZHCS774A –MARCH 2012–REVISED DECEMBER 2012 **www.ti.com.cn**

257-Bit Common Shift Register

The 257-bit common shift register is used to shift data from the SIN pin into the TLC5948A. The data shifted into the register are used for GS, DC, and global BC functions. The common shift register LSB is connected to SIN and the MSB is connected to SOUT. On each SCLK rising edge, the data on SIN are shifted into the LSB and all 257 bits are shifted towards the MSB. The register MSB is always connected to SOUT. When the device is powered up, the data in the 257-bit common shift register are random.

First and Second Grayscale (GS) Data Latch

The first and second GS data latches are each 256 bits long, and set the PWM timing for each constant-current output. The on-time of all constant-current outputs is controlled by the data in the second GS data latch. A LAT rising edge when the common shift register MSB is '0' shifts the least significant 256 bits of the common shift register into the first GS latch. The GS data from the first latch are copied into the second latch either when the 65,536th GSCLK occurs with the auto display repeat mode enabled, or a LAT rising edge for a GS data write occurs with the display timing reset mode enabled, or the BLANK bit in the first control data latch is set to '1'.

When the device is powered up, the data in the first and second latches are random. Therefore, GS data must be written to the GS data latches before turning on the constant-current output. The first and second GS data latch configurations are shown in Figure 31. The data bit assignment is shown in Table 7.

Figure 31. First and Second Grayscale Data Latch Configuration

First and Second Control Data Latch

The first and second control data latches are 137 bits and 119 bits long, respectively. The first latch contains dot correction (DC) data, global brightness control (BC) data, and function control (FC) data; the second latch contains DC data and global BC data. The DC for each constant-current output and the BC for all constantcurrent outputs are controlled by the second control data latch. The control data in the first latch are set by the least significant 137 bits from the common shift register at the LAT rising edge when the common shift register MSB is '1'. The 119 bits of DC and BC data from the first control data latch are copied to the second latch when the 65,536th GSCLK occurs or when the BLANK bit in the first control data latch is set to '1'.

When the device is powered up, the data in the first latch (except the BLANK and PSMODE bits of the FC bits) and second latch are random. Therefore, DC, BC, and FC data must be written to the first and second control data latches before turning on the constant-current outputs. The default value of the BLANK bit is '1'. The first and second control data latch configurations are shown in Figure 32.

Figure 32. First and Second Control Data (DC, BC, and FC) Latch Configuration

Dot Correction (DC) Data

DC data are 112 bits long; the data for each constant-current output are controlled by seven bits. Each constantcurrent output DC is controlled by the second control data latch. Each DC value individually adjusts the output current for each constant-current output. As explained in the *Dot Correction (DC) Function* section, the DC values are used to adjust the output current from 0% to 100% of the maximum value.

The DC data bit assignment in the first and second latches are shown in Table 8. Refer to Table 2 for a summary of the DC data value versus set current value.

Table 8. Dot Correction Data Bit Description

Global Brightness Control (BC) Data

Global BC data are seven bits long. The global brightness for all outputs is controlled by the second control data latch. The data are used to adjust the constant-current values for the 16 constant-current outputs. As explained in the Global Brightness Control (BC) Function section, the BC values are used to adjust the output current from 25% to 100% of the maximum value. The global BC data bit assignment in the first and second latches is shown in Table 9. Table 3 summarizes the BC data value versus set current value.

Table 9. Global Brightness Control Data Bit Assignment in the Cotrol Data Latch

Function Control (FC) Data Latch

The FC data latch is 13 bits long. This latch enables the constant-current outputs, enables the auto display repeat and display timing reset functions, and sets the PWM control mode and the LOD, LSD, and OLD data latch timing. Each function is selected by the first control data latch. When the device is powered on, the data of the FC data in the first control data latch are random (except the BLANK and PSMODE bits) in order to disable all constant-current outputs. The FC data bit assignment in the first control data latch is shown in Table 10.

Table 10. Function Control Data Latch Bit Description

ZHCS774A –MARCH 2012–REVISED DECEMBER 2012 **www.ti.com.cn**

Texas
Instruments

Table 10. Function Control Data Latch Bit Description (continued)

RUMENTS

www.ti.com.cn ZHCS774A –MARCH 2012–REVISED DECEMBER 2012

Table 11. LOD Threshold Voltage Truth Table

Table 12. LSD Threshold Voltage Truth Table

Table 13. LOD and LSD Data Latch Time Truth Table

(1) When DSPRPT is '1' and IDMRPT is '0', the resulting LOD and LSD data are loaded to the LOD and LSD data latch only once after new GS data are written into the second GS data latch.

Table 14. IDM Sink Current Truth Table

ZHCS774A –MARCH 2012–REVISED DECEMBER 2012 **www.ti.com.cn**

Texas
Instruments

Table 15. PSM Select Truth Table: Bits[135:134]

Table 16. PSM Select Truth Table: Bit[136]

STATUS INFORMATION DATA (SID)

The status information data (SID) contain the status of the LED open detection (LOD), LED short detection (LSD), output leakage detection (OLD), pre-thermal warning (PTW), thermal error flag (TEF), and IREF short flag (ISF). When the LAT rising edge for a GS data write is input, the SID overwrite the common shift register data after the data in the common shift register are copied to the GS latch. If the common shift register MSB is '1', the SID data are not copied to the common shift register.

After being copied into the common shift register, new SID data cannot be copied until at least one new bit of data is written into the common shift register. Otherwise, the LAT signal is ignored. To recheck SID without changing the GS data, reprogram the common shift register with the same data currently programmed into the GS latch. When LAT goes high, the GS data do not change, but the SID data are loaded into the common shift register. LOD, LSD, OLD, PTW, TEF, and ISF are shifted out of SOUT with each SCLK rising edge. The SID load configuration and SID read timing are shown in Figure 33 and Table 17, respectively.

Figure 33. SID Load Configuration

ZHCS774A –MARCH 2012–REVISED DECEMBER 2012 **www.ti.com.cn**

Table 17. SID Load Description (continued)

LED OPEN DETECTION (LOD)

LOD detects a fault caused by an LED open circuit or a short from $OUTn$ to ground with low resistance by comparing the OUTn voltage to the LOD detection threshold voltage. If the OUTn voltage is lower than the threshold voltage (set by the LODVLT bits in the first control data latch) when OUT n is on, that output LOD bit is set to '1' to indicate an open LED. Otherwise, the LOD bit is set to '0'. LOD data are only valid for outputs that are programmed to be on during the LOD data read selected by the LATTMG bits in the first control data latch. LOD data are latched into the LOD data latch when LOD data are read, as selected by LATTMG. LOD data for outputs programmed to be off at the LOD latch timing are always '0' when IDM is not enabled.

LED SHORT DETECTION (LSD)

LSD data detect a fault caused by a shorted LED by comparing the OUTn voltage to the LSD detection threshold voltage level set by LSDVLT in the first control data latch. If the OUTn voltage is higher than the programmed voltage when OUT n is on, the corresponding output LSD bit is set to '1' to indicate a shorted LED. Otherwise, the LSD bit is set to '0'. LSD data are only valid for outputs that are programmed to be on when the LSD data are read, as selected by the LATTMG bits in the first control data latch. LSD data are latched into the LSD data latch when the LSD data are read, as selected by LATTMG. LSD data for outputs programmed to be off at the LSD latch timing are always '0' when IDM is not enabled.

OUTPUT LEAKAGE DETECTION (OLD)

OLD detects a fault caused by a short with high resistance from OUTn to GND by comparing the OUTn voltage to the LSD detection threshold voltage when the output is off. A small current is sourced from OUT n to detect LED leakage. OLD operation can be disabled by the OLDENA bit. Also, OLD is disabled when the invisible detection mode (IDM) is enabled (see the *Invisible Detection Mode* section). If the OUTn voltage is lower than the programmed LSD threshold voltage, the corresponding output OLD bit is set to '1' to indicate a leaking LED. Otherwise, the OLD bit is set to '0'. The OLD result is valid for disabled outputs only. The OLD data are latched into the OLD data latch at the end of the display period or when BLANK is changed to '1'. Also, the OLD data are latched when the GS data are written if the display timing reset is enabled. OLD data always read '0' when the output GS is not '0', or when OLD is disabled.

INVISIBLE DETECTION MODE (IDM)

IDM can detect LOD and LSD without dependency upon GS data. When the IDM bit in the function control data latch is set, OUTn starts sinking the current set by the IDMCUR bits in the function control latch at the first GSCLK; the IDM sink current is turned off at the GSCLK programmed by LATTMG. When the IDM current is turned off, LOD and LSD data are latched into the LOD and LSD data latch. During the IDM timing, the original PWM control continues. When the IDM bit in the control data latch is set to '0', the OUTn on/off timing is only controlled by GS data.

LOD and LSD data are not valid for approximately 1 us after the constant-current output turns on. Therefore, GS data must be set to turn on the output for at least 1 µs. Furthermore, the LOD and LSD latch timing bits (LATTMG) should be set as shown in Equation 4:

The number of GSCLK to obtain valid LOD and LSD = 1 μ s/T_{GSCLK}

where:

 T_{GSCLK} = one GSCLK period (4)

If the GSCLK frequency is 33 MHz, the outputs must be on for 33 GSCLK periods or more. Therefore, the LATTMG bits can only be set to '01', '10', or '11'. If the GSCLK frequency is 2 MHz, the outputs must be on for two or more GSCLK periods. In this case, the LATTMG bits can be set to any pattern.

EXAS NSTRUMENTS

ZHCS774A –MARCH 2012–REVISED DECEMBER 2012 **www.ti.com.cn**

When LOD and LSD data must be read with invisible brightness, the LATTMG bits should be set to the minimum data larger than the calculated number of GSCLK periods defined by Equation 4. IDM does not work in powersave mode. Figure 34 shows the LOD, LSD, OLD, and IDM circuit and Table 18 shows a truth table for LOD, LSD, OLD, and IDM. Refer to Figure 35 for the PWM operation timing.

Figure 34. LOD, LSD, and OLD Circuit

www.ti.com.cn ZHCS774A –MARCH 2012–REVISED DECEMBER 2012

(1) Set the current with the external resistor and DC and BC data.

(2) Select the output current with the IDMCUR bit in the control data latch.

(3) Select clock time with the LATTMG bit in the control data latch.

Figure 35. PWM Operation Timing

ZHCS774A –MARCH 2012–REVISED DECEMBER 2012 **www.ti.com.cn**

POWER-SAVE MODE (PSM)

The power-save mode control bits are assigned in the function control data latch. The device dissipation current becomes 10 µA (typ) in this mode. When the two lower bits in PSMODE are '01', '10', or '11', the power-save mode is enabled. When the lower two bits are '01' or '10', and if all '0' data are written in the second GS data latch, the TLC5948A goes into power-save mode. When an SCLK rising edge is generated with the lower two PSMODE bits (bits[135:134]) set to '01', the device leaves PSM for normal operation. OUTn are turned on at the first GSCLK of the next display period after the device has left PSM. Figure 36 shows the power-save mode timing diagram.

CURRENT REFERENCE (IREF PIN) SHORT FLAG (ISF)

The ISF function indicates that the IREF terminal is shorted with low impedance to GND. The ISF bit in the SID is set to '1' during this condition. Then all outputs, OUTn, are forced off. See Table 18 for the ISF truth table.

PRE-THERMAL WARNING (PTW)

The PTW function indicates that the device junction temperature is high. The PTW in the SID is set to '1' while the device junction temperature exceeds the temperature threshold (T_{PTW} = +138°C, typ); however, the outputs are not forced off. When the PTW is set, the device temperature should be reduced by lowering the power dissipated in it to avoid a forced shutdown by the thermal shutdown circuit. This reduction can be accomplished by lowering the GS, DC, or BC data values. When the device junction temperature drops below the T_{PTW} temperature, the PTW bit in the SID is set to '0'. Figure 37 shows a timing diagram; see Table 18 for the PTW truth table.

- (1) This internal signal is reset when LAT is input for a GS write with the display timing reset enabled.
- (2) The PTW bit in SID is reset to '0' at the LAT rising edge for a GS data write if the device junction temperature is below t p_{TW} .
- (3) The PTW bit is set to '1' when the device junction temperature is greater than t_{PTW} .
- (4) The TEF bit in SID is reset to '0' at the LAT rising edge for a GS data write if the device junction temperature is below t_{TEF} .
- (5) OUT0 to OUT15 are forced off when T_1 exceeds t_{TFF} . Furthermore, the TEF bit is set to '1' at the same time.
- (6) OUT0 to OUT15 are turned on at the first GSCLK rising edge if the device junction temperature is below t_{TEF} with BLANK set to '0'.

Figure 37. PTW, TEF, and TSD Timing

ZHCS774A –MARCH 2012–REVISED DECEMBER 2012 **www.ti.com.cn**

THERMAL SHUTDOWN (TSD) AND THERMAL ERROR FLAG (TEF)

The TSD function turns off all constant-current outputs on the device when the junction temperature (T_J) exceeds the threshold (T_{TEF} = +165°C, typ) and sets TEF to '1'. All outputs are latched off when TEF is set to '1' and remain off at least until the next GS cycle starts and the junction temperature drops below ($T_{\text{TFF}} - T_{\text{HYST}}$). TEF remains '1' until a LAT rising edge occurs and the temperature is reduced. TEF is set to '0' once the junction temperature drops below ($T_{TEF} - T_{HYST}$), but the output does not turn on until the first GSCLK in the next display period occurs even if TEF is set to '0'. See Figure 37 for a timing diagram; refer to Table 18 for the TEF truth table.

NOISE REDUCTION

Large surge currents may flow through the device and the board on which the device is mounted if all 16 outputs turn on simultaneously at the start of each GS cycle. These large current surges could introduce detrimental noise and electromagnetic interference (EMI) into other circuits. The TLC5948A independently turns the outputs on with a delay for each group to provide a soft-start feature. The output current sinks are grouped into four groups in each color group. The first output group that is turned on/off are OUT0, 7, 8, and 15; the second output group is OUT1, 6, 9, and 14; the third output group is OUT2, 5, 10, and 13; and the fourth output group is OUT3, 4, 11, and 12. Each output group is turned on and off sequentially with a small delay between the groups. However, each output on/off is controlled by the GS clock.

www.ti.com.cn ZHCS774A –MARCH 2012–REVISED DECEMBER 2012

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the ≤ 1000 ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM

www.ti.com 10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS

TAPE AND REEL INFORMATION

ISTRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Pack Materials-Page 1

www.ti.com 3-Jun-2022

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

TEXAS NSTRUMENTS

www.ti.com 3-Jun-2022

TUBE

B - Alignment groove width

*All dimensions are nominal

DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AE.

GENERIC PACKAGE VIEW

PWP 24 PWP 24 PowerPAD[™] TSSOP - 1.2 mm max height

4.4 x 7.6, 0.65 mm pitch PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

PACKAGE OUTLINE

PWP0024P PowerPAD TSSOP - 1.2 mm max height TM

SMALL OUTLINE PACKAGE

NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.

EXAMPLE BOARD LAYOUT

PWP0024P PowerPAD TSSOP - 1.2 mm max height TM

SMALL OUTLINE PACKAGE

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

PWP0024P PowerPAD TSSOP - 1.2 mm max height TM

SMALL OUTLINE PACKAGE

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [LED Lighting Drivers](https://www.xonelec.com/category/semiconductors/integrated-circuits-ics/driver-ics/led-lighting-drivers) *category:*

Click to view products by [Texas Instruments](https://www.xonelec.com/manufacturer/texasinstruments) *manufacturer:*

Other Similar products are found below :

[LV5235V-MPB-H](https://www.xonelec.com/mpn/onsemiconductor/lv5235vmpbh) [AP5726WUG-7](https://www.xonelec.com/mpn/diodesincorporated/ap5726wug7) [IS31BL3228B-UTLS2-TR](https://www.xonelec.com/mpn/issi/is31bl3228butls2tr) [IS31BL3506B-TTLS2-TR](https://www.xonelec.com/mpn/issi/is31bl3506bttls2tr) [AP5725FDCG-7](https://www.xonelec.com/mpn/diodesincorporated/ap5725fdcg7) [AP5726FDCG-7](https://www.xonelec.com/mpn/diodesincorporated/ap5726fdcg7) [SLG7NT4082V](https://www.xonelec.com/mpn/silego/slg7nt4082v) [SLG7NT4082VTR](https://www.xonelec.com/mpn/silego/slg7nt4082vtr) [AP5725WUG-7](https://www.xonelec.com/mpn/diodesincorporated/ap5725wug7) [BD1604MVV-E2](https://www.xonelec.com/mpn/rohm/bd1604mvve2) [MAX16840ATB+](https://www.xonelec.com/mpn/analogdevices/max16840atb) [CAT4004BHU2-GT3](https://www.xonelec.com/mpn/onsemiconductor/cat4004bhu2gt3) [TLE4242EJ](https://www.xonelec.com/mpn/infineon/tle4242ej) [IS31LT3172-GRLS4-TR](https://www.xonelec.com/mpn/issi/is31lt3172grls4tr) [IS32LT3174-GRLA3-TR](https://www.xonelec.com/mpn/issi/is32lt3174grla3tr) [ZXLD1374QESTTC](https://www.xonelec.com/mpn/diodesincorporated/zxld1374qesttc) [NCV78825DQ0R2G](https://www.xonelec.com/mpn/onsemiconductor/ncv78825dq0r2g) [MP4425AGQB-P](https://www.xonelec.com/mpn/monolithicpowersystems/mp4425agqbp) [MP3367GR-P](https://www.xonelec.com/mpn/monolithicpowersystems/mp3367grp) [MPQ3369GR-P](https://www.xonelec.com/mpn/monolithicpowersystems/mpq3369grp) [MPQ7220GF-AEC1-P](https://www.xonelec.com/mpn/monolithicpowersystems/mpq7220gfaec1p) [MP3362GJ-Z](https://www.xonelec.com/mpn/monolithicpowersystems/mp3362gjz) [DIO5662ST6](https://www.xonelec.com/mpn/dioo/dio5662st6) [IS31BL3508A-TTLS2-TR](https://www.xonelec.com/mpn/issi/is31bl3508attls2tr) [DIO5661TST6](https://www.xonelec.com/mpn/dioo/dio5661tst6) [NJW4617DL3-TE1](https://www.xonelec.com/mpn/nisshinbo/njw4617dl3te1) [BD2802GU-E2](https://www.xonelec.com/mpn/rohm/bd2802gue2) [BD6583MUV-E2](https://www.xonelec.com/mpn/rohm/bd6583muve2) [NCV7693DB0R2G](https://www.xonelec.com/mpn/onsemiconductor/ncv7693db0r2g) [LV52207NXA-VH](https://www.xonelec.com/mpn/onsemiconductor/lv52207nxavh) [NCL30076AADR2G](https://www.xonelec.com/mpn/onsemiconductor/ncl30076aadr2g) [NCL30486B2DR2G](https://www.xonelec.com/mpn/onsemiconductor/ncl30486b2dr2g) [NCL30488B4DR2G](https://www.xonelec.com/mpn/onsemiconductor/ncl30488b4dr2g) [NCV78763MW4AR2G](https://www.xonelec.com/mpn/onsemiconductor/ncv78763mw4ar2g) [BD18353EFV-ME2](https://www.xonelec.com/mpn/rohm/bd18353efvme2) [A6217KLJTR-T](https://www.xonelec.com/mpn/allegro/a6217kljtrt) [LT3761EMSE#TRPBF](https://www.xonelec.com/mpn/analogdevices/lt3761emsetrpbf) [TLD2132-1EP](https://www.xonelec.com/mpn/infineon/tld21321ep) [TLD2331-3EP](https://www.xonelec.com/mpn/infineon/tld23313ep) [MPM6010GQV-AEC1-Z](https://www.xonelec.com/mpn/monolithicpowersystems/mpm6010gqvaec1z) [MPQ4425MGQB-](https://www.xonelec.com/mpn/monolithicpowersystems/mpq4425mgqbaec1z)[AEC1-Z](https://www.xonelec.com/mpn/monolithicpowersystems/mpq4425mgqbaec1z) [MPQ3326GR-AEC1-Z](https://www.xonelec.com/mpn/monolithicpowersystems/mpq3326graec1z) [MPQ7230GLE-AEC1-Z](https://www.xonelec.com/mpn/monolithicpowersystems/mpq7230gleaec1z) [MP2341GTL-Z](https://www.xonelec.com/mpn/monolithicpowersystems/mp2341gtlz) [BCR602](https://www.xonelec.com/mpn/infineon/bcr602) [IS31FL3236-TQLS2-TR](https://www.xonelec.com/mpn/issi/is31fl3236tqls2tr) [TLD700216ESXUMA1](https://www.xonelec.com/mpn/infineon/tld700216esxuma1) [LM3405AXMYX/NOPB](https://www.xonelec.com/mpn/texasinstruments/lm3405axmyxnopb) [LM36273YFFR](https://www.xonelec.com/mpn/texasinstruments/lm36273yffr) [MP46885DN-LF-Z](https://www.xonelec.com/mpn/monolithicpowersystems/mp46885dnlfz)