

Sample &

Buy



TLV341, TLV341A, TLV342, TLV342S

SLVS568D - JANUARY 2005-REVISED APRIL 2016

TLV34xx Low-Voltage Rail-to-Rail Output CMOS Operational Amplifiers With Shutdown

Technical

Documents

Features 1

- 1.8-V and 5-V Performance
- Low Offset (A Grade)
 - 1.25 mV Maximum (25°C)
 - 1.7 mV Maximum (–40°C to 125°C)
- Rail-to-Rail Output Swing
- Wide Common-Mode Input Voltage Range: -0.2 V to $(V_{+} - 0.5 V)$
- Input Bias Current: 1 pA (Typical)
- Input Offset Voltage: 0.3 mV (Typical)
- Low Supply Current: 70 µA/Channel
- Low Shutdown Current: 10 pA (Typical) Per Channel
- Gain Bandwidth: 2.3 MHz (Typical)
- Slew Rate: 0.9 V/µs (Typical)
- Turnon Time From Shutdown: 5 µs (Typical)
- Input Referred Voltage Noise (at 10 kHz): 20 nV/√Hz
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (HBM)
 - 750-V Charged-device model (CDM)

2 Applications

- **Cellular Phones**
- Consumer Electronics (Laptops)
- Audio Preamplifier for Voice
- Portable and Battery-Powered Electronic Equipment
- Supply Current Monitoring
- **Battery Monitoring**
- **Buffers**
- Filters

3 Description

Tools &

Software

The TLV34xx devices are single and dual CMOS operational amplifiers, respectively, with low-voltage, low-power, and rail-to-rail output swing capabilities. The PMOS input stage offers an ultra-low input bias current of 1 pA (typical) and an offset voltage of

Support &

Community

2.2

0.3 mV (typical). For applications requiring excellent dc precision, the A grade (TLV34xA) has a low offset voltage of 1.25 mV (maximum) at 25°C.

single-supply amplifiers These are designed specifically for ultra-low-voltage (1.5 V to 5 V) operation, with a common-mode input voltage range that typically extends from -0.2 V to 0.5 V from the positive supply rail.

The TLV341 (single) and TLV342 (dual) in the RUG package also offer a shutdown (SHDN) pin that can be used to disable the device. In shutdown mode, the supply current is reduced to 45 pA (typical). Offered in both the SOT-23 and smaller SC70 packages, the TLV341 is suitable for the most space-constrained applications. The dual TLV342 is offered in the standard SOIC, VSSOP, and X2QFN packages.


An extended industrial temperature range from -40°C to 125°C makes the TLV34xx suitable in a wide variety of commercial and industrial applications.

Device information."						
PART NUMBER PACKAGE BODY SIZE (NOM						
SOT-23 (6)	2.90 mm × 1.60 mm					
SC70 (6)	2.00 mm × 1.25 mm					
SOT (6)	1.60 mm × 1.20 mm					
SOIC (8)	4.90 mm × 3.91 mm					
VSSOP (8)	3.00 mm × 3.00 mm					
X2QFN (10)	1.50 mm × 2.00 mm					
X2QFN (10)	1.50 mm × 2.00 mm					
	PACKAGE SOT-23 (6) SC70 (6) SOT (6) SOIC (8) VSSOP (8) X2QFN (10)					

Device Information $^{(1)}$

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Sample and Hold Circuit Using Two TLV341





An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

2

Table of Contents

1	Feat	ures1
2	Арр	lications1
3	Desc	cription 1
4	Revi	sion History 2
5	Pin (Configuration and Functions 3
6	Spee	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions5
	6.4	Thermal Information: TLV341 5
	6.5	Thermal Information: TLV342 5
	6.6	Thermal Information: TLV342S5
	6.7	Electrical Characteristics: $V_{+} = 1.8 V$
	6.8	Electrical Characteristics: $V_{+} = 5 V$
	6.9	Shutdown Characteristics: $V_{+} = 1.8 V8$
	6.10	Shutdown Characteristics: $V_{+} = 5 V_{$
	6.11	Typical Characteristics 9
7	Deta	iled Description 15

	7.1	Overview	15
	7.2	Functional Block Diagram	15
	7.3	Feature Description	15
	7.4	Device Functional Modes	15
8	Арр	lication and Implementation	. 16
	8.1	Application Information	16
	8.2	Typical Application	16
9	Pow	er Supply Recommendations	. 17
10	Lay	out	. 18
	-	Layout Guidelines	
	10.2	Layout Example	18
11	Dev	ice and Documentation Support	. 19
	11.1	Related Links	19
	11.2	Community Resource	19
	11.3	Trademarks	19
	11.4	Electrostatic Discharge Caution	19
	11.5	Glossary	19
12	Mec	hanical, Packaging, and Orderable	
		rmation	. 19

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Cł	nanges from Revision C (November 2007) to Revision D	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and	
	Mechanical, Packaging, and Orderable Information section, Layour section, Device and Documentation Support section, and	1
•	Removed DPK package and TLV344 part from the Pin Configuration and Functions table	3






5 Pin Configuration and Functions







Pin Functions: TLV341

PIN		1/0	DESCRIPTION		
NAME	SOT-23, SC70	SOT	I/O	DESCRIPTION	
1IN+	1	2	I	Noninverting input on channel 1	
1IN-	3	3	I	Inverting input on channel 1	
10UT	4	4	0	Output on channel 1	
GND	2	1	—	Ground	
SHDN	5	5	I	Shutdown active low	
V ₊	6	6	_	Positive power supply	








Pin Functions: TLV342

	PIN			DECODIDEION	
NAME	SOIC, VSSOP	X2QFN	- I/O	DESCRIPTION	
1IN+	3	1	I	Noninverting input on channel 1	
1IN-	2	10	I	Inverting input on channel 1	
10UT	1	9	0	O Output on channel 1	
2IN+	5	4	I	I Noninverting input on channel 2	
2IN-	6	5	I	I Inverting input on channel 2	
20UT	7	6	0	O Output on channel 2	
GND	4	2	_	Ground	
NC ⁽¹⁾	—	3, 8	_	— Not connected	
V ₊	8	7	_	Positive power supply	

(1) NC – No internal connection





Pin Functions: TLV342S

PIN		I/O	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
1IN+	1	Ι	Noninverting input on channel 1	
1IN-	10	Ι	Inverting input on channel 1	
10UT	9	0	Output on channel 1	
2IN+	4	Ι	Noninverting input on channel 2	
2IN-	5	Ι	Inverting input on channel 2	
20UT	6	0	Output on channel 2	
GND	2	_	Ground	
NC ⁽¹⁾	8		Not connected	
SHDN	3	I	Shutdown active low	
V+	7	_	Positive power supply	

(1) NC - No internal connection

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V+	Supply voltage ⁽²⁾	-0.3	5.5	V
V _{ID}	Differential input voltage ⁽³⁾		±5.5	V
VI	Input voltage (either input or shutdown)	-0.3	5.5	V
Vo	Output voltage	-0.3	V _{CC} + 0.3	V
TJ	Operating virtual-junction temperature		150	°C
T _{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values (except differential voltages) are with respect to the network GND.

(3) Differential voltages are at IN+ with respect to IN-.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discharge	Electrostatia discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750	v	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V+	Supply voltage (single-supply operation)	1.5	5.5	V
T _A	Operating free-air temperature	-40	125	°C

6.4 Thermal Information: TLV341

			TLV341			
THERMAL METRIC ⁽¹⁾		DBV (SOT-23)	DCK (SC70)	DRL (SOT)	UNIT	
		6 PINS	6 PINS	6 PINS		
R _{θJA}	Junction-to-ambient thermal resistance	193.4	196.8	221.1	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	145.6	82.4	109.1	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	44.1	95.2	111.4	°C/W	
Ψ _{JT}	Junction-to-top characterization parameter	34.1	1.8	6.2	°C/W	
Ψ_{JB}	Junction-to-board characterization parameter	43.4	93.2	109.8	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Thermal Information: TLV342

			TLV342			
THERMAL METRIC ⁽¹⁾		D (SOIC)	DGK (MSOP)	RUG (X2QFN)	UNIT	
		8 PINS	8 PINS	10 PINS		
R _{θJA}	Junction-to-ambient thermal resistance	123.6	192.3	167	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	69.8	78.2	56.5	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	63.9	112.6	94.3	°C/W	
Ψ _{JT}	Junction-to-top characterization parameter	24.4	15.2	4.1	°C/W	
Ψ _{JB}	Junction-to-board characterization parameter	63.4	111.2	94	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.6 Thermal Information: TLV342S

		TLV342S	
	THERMAL METRIC ⁽¹⁾		UNIT
		10 PINS	
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	158.3	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	52.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	87.9	°C/W
ΨJT	Junction-to-top characterization parameter	1	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	87	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

TLV341, TLV341A, TLV342, TLV342S

SLVS568D-JANUARY 2005-REVISED APRIL 2016

www.ti.com

ISTRUMENTS

ÈXAS

6.7 Electrical Characteristics: V₊ = 1.8 V

	PARAMETER	TEST CONDIT	IONS	T _A	MIN	TYP ⁽¹⁾	MAX	UNIT
		Oten dend and de		25°C		0.3	4	
		Standard grade		Full range			4.5	
V _{IO}	Input offset voltage			25°C		0.3	1.25	mV
		A grade		0°C to 125°C		0.3	1.5	
				–40°C to 125°C		0.3	1.7	
α_{VIO}	Average temperature coefficient of input offset voltage			Full range		1.9		µV/°C
				25°C		1	100	
I _{IB}	Input bias current			–40°C to 85°C			375	pА
				-40°C to 125°C			3000	
I _{IO}	Input offset current			25°C		6.6		fA
				25°C	60	85		
CMRR	Common-mode rejection ratio	$0 \le V_{ICR} \le 1.2 V$		Full range	50			dB
				25°C	75	95		15
k _{SVR}	Supply-voltage rejection ratio	1.8 V ≤ V ₊ ≤ 5 V		Full range	65			dB
V _{ICR}	Common-mode input voltage range	CMRR ≥ 60 dB	CMRR ≥ 60 dB				1.2	V
				25°C	70	110		
•		$R_L = 10 \text{ k}\Omega \text{ to } 1.35 \text{ V}$		Full range	60			
A _V	Large-signal voltage gain ⁽²⁾			25°C	65	100		dB
		$R_L = 2 k\Omega$ to 1.35 V		Full range	55			
				25°C		22	50	
			Low level	Full range			75	
		$R_L = 2 k\Omega$ to 1.35 V	Link laural	25°C		25	50	
	Output swing		High level	Full range			75	
Vo	(delta from supply rails)		1	25°C		14	20	mV
			Low level	Full range			25	
		$R_L = 10 \text{ k}\Omega \text{ to } 1.35 \text{ V}$	LP als Lawren	25°C		7	20	
			High level	Full range			25	
				25°C		70	150	
I _{CC}	Supply current (per channel)			Full range			200	μA
	2 · · · · · · · · · ·	Sourcing			6	12		
l _{os}	Output short-circuit current	Sinking		25°C	10	20		mA
SR	Slew rate	$R_{L} = 10 \ k\Omega^{(3)}$		25°C		0.9		V/µs
GBW	Unity-gain bandwidth	$R_L = 10 \text{ k}\Omega, C_L = 200$	25°C	·	2.2		MHz	
φ _m	Phase margin	$R_{L} = 100 \text{ k}\Omega, C_{L} = 200$	$R_{L} = 100 \text{ k}\Omega, C_{L} = 200 \text{ pF}$			55		٥
G _m	Gain margin	$R_{L} = 100 \text{ k}\Omega, C_{L} = 200$		25°C		15		dB
Vn	Equivalent input noise voltage	f = 1 kHz		25°C		33		nV/√Hz
In	Equivalent input noise current	f = 1 kHz		25°C		0.001		pA/√Hz
THD	Total harmonic distortion	$f = 1 \text{ kHz}, A_V = 1, R_L = V_I = 1 \text{ V}_{PP}$	= 600 Ω,	25°C		0.015%		

(1)

Typical values represent the most likely parametric norm. GND + 0.2 V \leq V₀ \leq V₊ - 0.2 V Connected as voltage follower with 2-V_{PP} step input. Number specified is the slower of the positive and negative slew rates. (2) (3)



6.8 Electrical Characteristics: V₊ = 5 V

$V_{+} = 5 V$, GND = 0 V, $V_{IC} = V_{O} = V_{+}/2$, $R_{L} > 1 M\Omega$ (unless otherwise noted). See Shutdown Characteristics: $V_{+} = 5 V$.

	PARAMETER	TEST CONDIT	IONS	T _A	MIN	TYP ⁽¹⁾	MAX	UNIT
			-	25°C		0.3	4	
		Standard grade		Full range			4.5	
V _{IO}	Input offset voltage			25°C		0.3	1.25	mV
10		A grade		0°C to 125°C		0.3	1.5	
		0		-40°C to 125°C		0.3	1.7	
α _{VIO}	Average temperature coefficient of input offset voltage			Full range	· · · · ·	1.9		µV/°C
				25°C		1	200	
I _{IB}	Input bias current			-40°C to 85°C			375	pА
				-40°C to 125°C			3000	
I _{IO}	Input offset current			25°C		6.6		fA
	Common mode rejection ratio			25°C	75	90		٩D
CMRR	Common-mode rejection ratio	$0 \le V_{ICR} \le 4.4 V$		Full range	70			dB
1.				25°C	75	95		2
k _{SVR}	Supply-voltage rejection ratio	$1.8 \text{ V} \leq \text{V}_{+} \leq 5 \text{ V}$		Full range	65			dB
V _{ICR}	Common-mode input voltage range	CMRR ≥ 70 dB	25°C	0		4.4	V	
		P = 10 k0 to 25 V		25°C	80	110		
٨	Lorge signal voltage $asis^{(2)}$	$R_L = 10 \text{ k}\Omega \text{ to } 2.5 \text{ V}$		Full range	70			d٦
A _V	Large-signal voltage gain ⁽²⁾			25°C	75	105		dB
		$R_L = 2 k\Omega$ to 2.5 V		Full range	60			
				25°C		40	60	
		$R_L = 2 k\Omega$ to 2.5 V	Low level	Full range			85	
		$R_{L} = 2 R_{22} 10 2.5 V$	High lovel	25°C		25	60	
V	Output swing		High level	Full range			85	
Vo	(delta from supply rails)		Low level	25°C		18	30	mV
		$P_{-} = 10 k0 to 2.5 V$		Full range			40	
		$R_L = 10 \text{ k}\Omega \text{ to } 2.5 \text{ V}$	Ligh lovel	25°C		7	15	
			High level	Full range			20	
	Supply current (per channel)			25°C		75	150	
I _{CC}	Supply current (per channel)			Full range			200	μA
	Output abort sizeuit surrant	Sourcing		25%	60	113		~ ^
I _{OS}	Output short-circuit current	Sinking		25°C	80	115		mA
SR	Slew rate	$R_L = 10 \ k\Omega^{(3)}$		25°C		1		V/µs
GBW	Unity-gain bandwidth	$R_L = 10 \ k\Omega, \ C_L = 200$	25°C		2.3		MHz	
φ _m	Phase margin	$R_{L} = 100 \text{ k}\Omega, C_{L} = 200 \text{ k}\Omega$	25°C		55		0	
G _m	Gain margin	$R_{L} = 100 \text{ k}\Omega, C_{L} = 200$) pF	25°C		15		dB
Vn	Equivalent input noise voltage	f = 1 kHz		25°C		33		nV/√Hz
l _n	Equivalent input noise current	f = 1 kHz		25°C		0.001		pA/√Hz
THD	Total harmonic distortion	$f = 1 \text{ kHz}, A_V = 1, R_L = V_I = 1 V_{PP}$	= 600 Ω,	25°C		0.012%		

Typical values represent the most likely parametric norm.
 GND + 0.2 V ≤ V_O ≤ V₊ - 0.2 V
 Connected as voltage follower with 2-V_{PP} step input. Number specified is the slower of the positive and negative slew rates.

TLV341, TLV341A, TLV342, TLV342S

SLVS568D – JANUARY 2005 – REVISED APRIL 2016

www.ti.com

STRUMENTS

EXAS

6.9 Shutdown Characteristics: V₊ = 1.8 V

 V_{+} = 1.8 V, GND = 0 V, V_{IC} = V_{O} = $V_{+}/2,$ R_{L} > 1 M Ω (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT	
I _{CC(SHDN)}	Supply current in shutdown mode		25°C		0.01	1		
		$V_{SD} = 0 V$	Full range			1.5	μA	
t _(on)	Amplifier turnon time		25°C		5		μs	
V _{SD}	Recommended shutdown pin voltage range	On mode	25%	1.5		1.8	V	
		Shutdown mode	25°C	0		0.5		

6.10 Shutdown Characteristics: V₊ = 5 V

 V_{\star} = 5 V, GND = 0 V, V_{IC} = V_{O} = $V_{\star}/2,$ R_{L} > 1 M Ω (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT	
I _{CC(SHDN)}	Supply current in shutdown mode	V 0.V	25°C		0.01	1		
		$V_{SD} = 0 V$	Full range			1.5	μA	
t _(on)	Amplifier turnon time		25°C		5		μs	
V _{SD}	Decommended shutdown pip voltage repres	On mode	25°C	4.5		5	V	
	Recommended shutdown pin voltage range	Shutdown mode	2510	0		0.8	v	

8

Copyright © 2005–2016, Texas Instruments Incorporated




6.11 Typical Characteristics




SLVS568D - JANUARY 2005 - REVISED APRIL 2016



www.ti.com








TLV341, TLV341A, TLV342, TLV342S


SLVS568D - JANUARY 2005 - REVISED APRIL 2016



www.ti.com








SLVS568D - JANUARY 2005 - REVISED APRIL 2016

Typical Characteristics (continued)



www.ti.com






7 Detailed Description

7.1 Overview

The TLV34xx devices are precision operational amplifiers with CMOS inputs for very low input bias current. Grade A devices offer lower V_{IO} for high accuracy in direct-coupled applications. Output is rail to rail and input common mode includes ground. TLV341 and TLV342S have shutdown mode for very low supply current.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 PMOS Input Stage

PMOS Input Stage supports a lower input range that includes ground. Upper range limit is VCC – 0.6 V.

7.3.2 CMOS Output Stage

The CMOS drain output topology allows rail-to-rail output swing.

7.3.3 Shutdown

TLV341 and TLV342S include a shutdown pin. During shutdown, I_{CC} is nearly zero and the output becomes high impedance. The typical turnon time coming out of shutdown is 5 μ s.

7.4 Device Functional Modes

The TLV34xx devices have two operation modes:

- Normal operation when SHDN pin is at V₊ level or the SHDN pin is not present
- Shutdown mode when SHDN is at GND level; I_{CC} is very low and output is high impedance.

Texas Instruments

www.ti.com

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLV34xx devices have rail-to-rail output and input range from ground to VCC – 0.6 V. CMOS inputs provide very low input current. Shutdown capability is an option in dual amplifier version. Operation from 1.5 V to 5.5 V is possible.

8.2 Typical Application

A typical application for an operational amplifier in an inverting amplifier. This amplifier takes a positive voltage on the input, and makes it a negative voltage of the same magnitude. In the same manner, it also makes negative voltages positive.




Figure 37. Application Schematic

8.2.1 Design Requirements

The supply voltage must be chosen such that it is larger than the input voltage range and output voltage range. For instance, this application scales a signal of ± 0.5 V to ± 1.8 V. Setting the supply at ± 2 V is sufficient to accommodate this application. The supplies can power up in any order; however, neither supply can be of opposite polarity relative to ground at any time; otherwise, a large current can flow though the input ESD diodes. TI highlip recommends adding a series resistor to the grounded input to limit current in such an occurrence. Vsup+ must be more positive than Vsup- at all times; otherwise, a large reverse supply current may flow.

8.2.2 Detailed Design Procedure

Determine the gain required by the inverting amplifier using Equation 1 and Equation 2:

$$A_{v} = \frac{VOUT}{VIN}$$
(1)
$$A_{v} = \frac{1.8}{-0.5} = -3.6$$
(2)

Once the desired gain is determined, choose a value for RI or RF. Choosing a value in the k Ω range is desirable because the amplifier circuit uses currents in the mA range. This ensures the part does not draw too much current. For this example, choose 10 k Ω for RI, which means 36 k Ω is used for RF. This was determined by Equation 3.

$$A_v = -\frac{RF}{RI} \tag{3}$$

16 Submit Documentation Feedback

Copyright © 2005–2016, Texas Instruments Incorporated



Typical Application (continued)

8.2.3 Application Curve




Figure 38. Input and Output Voltages of the Inverting Amplifier

9 Power Supply Recommendations

CAUTION

Supply voltages larger than 5.5 V for a single supply can permanently damage the device (see the *Absolute Maximum Ratings*).

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies.

10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the
 operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low-impedance
 power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V₊ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds while paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance, as shown in *Layout Guidelines*.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

10.2 Layout Example





Figure 39. Layout Schematic







11 Device and Documentation Support

11.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TLV341	Click here	Click here	Click here	Click here	Click here
TLV341A	Click here	Click here	Click here	Click here	Click here
TLV342	Click here	Click here	Click here	Click here	Click here
TLV342S	Click here	Click here	Click here	Click here	Click here

Table 1. Related Links

11.2 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask guestions, share knowledge, explore ideas and help

solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV341AIDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	YCGE	Samples
TLV341AIDBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	YCGE	Samples
TLV341AIDCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	Y5E	Samples
TLV341AIDCKT	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	Y5E	Samples
TLV341AIDCKTG4	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	Y5E	Samples
TLV341IDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	YC9E	Samples
TLV341IDCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	Y4E	Samples
TLV341IDCKT	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	Y4E	Samples
TLV341IDRLR	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(Y4A, Y4W)	Samples
TLV342AID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TY342A	Samples
TLV342AIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TY342A	Samples
TLV342ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TY342	Samples
TLV342IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	Y6A	Samples
TLV342IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TY342	Samples
TLV342IRUGR	ACTIVE	X2QFN	RUG	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	Y6E	Samples
TLV342SIRUGR	ACTIVE	X2QFN	RUG	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2YE	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV341AIDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV341AIDBVT	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV341AIDCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TLV341AIDCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TLV341IDBVR	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV341IDCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TLV341IDCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TLV341IDRLR	SOT-5X3	DRL	6	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
TLV342AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV342IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV342IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV342IRUGR	X2QFN	RUG	10	3000	179.0	8.4	1.75	2.25	0.65	4.0	8.0	Q1
TLV342SIRUGR	X2QFN	RUG	10	3000	179.0	8.4	1.75	2.25	0.65	4.0	8.0	Q1



PACKAGE MATERIALS INFORMATION

5-Jan-2022



All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV341AIDBVR	SOT-23	DBV	6	3000	200.0	183.0	25.0
TLV341AIDBVT	SOT-23	DBV	6	250	203.0	203.0	35.0
TLV341AIDCKR	SC70	DCK	6	3000	200.0	183.0	25.0
TLV341AIDCKT	SC70	DCK	6	250	203.0	203.0	35.0
TLV341IDBVR	SOT-23	DBV	6	3000	200.0	183.0	25.0
TLV341IDCKR	SC70	DCK	6	3000	200.0	183.0	25.0
TLV341IDCKT	SC70	DCK	6	250	200.0	183.0	25.0
TLV341IDRLR	SOT-5X3	DRL	6	4000	202.0	201.0	28.0
TLV342AIDR	SOIC	D	8	2500	340.5	336.1	25.0
TLV342IDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TLV342IDR	SOIC	D	8	2500	340.5	336.1	25.0
TLV342IRUGR	X2QFN	RUG	10	3000	200.0	183.0	25.0
TLV342SIRUGR	X2QFN	RUG	10	3000	200.0	183.0	25.0



5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TLV342AID	D	SOIC	8	75	507	8	3940	4.32
TLV342ID	D	SOIC	8	75	507	8	3940	4.32

DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AB.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.




MECHANICAL DATA



B. This drawing is subject to change without notice.
C. QFN (Quad Flatpack No-Lead) package configuration.
D. This package complies to JEDEC MO-288 variation X2EFD.



RUG (R-PQFP-N10)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DBV0006A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



DBV0006A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0006A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DRL0006A



PACKAGE OUTLINE

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-293 Variation UAAD




DRL0006A

EXAMPLE BOARD LAYOUT

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



DRL0006A

EXAMPLE STENCIL DESIGN

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Operational Amplifiers - Op Amps category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below :

430227FB LT1678IS8 058184EB NCV33202DMR2G NJM324E M38510/13101BPA NTE925 AZV358MTR-G1 AP4310AUMTR-AG1 AZV358MMTR-G1 SCY33178DR2G NCV20034DR2G NTE778S NTE871 NTE937 NJU7057RB1-TE2 SCY6358ADR2G NJM2904CRB1-TE1 UPC4570G2-E1-A UPC4741G2-E1-A UPC4574GR-9LG-E1-A NJM8532RB1-TE1 EL2250CS EL5100IS EL5104IS EL5127CY EL5127CYZ EL5133IW EL5152IS EL5156IS EL5162IS EL5202IY EL5203IY EL5204IY EL5210CS EL5210CYZ EL5211IYE EL5220CY EL5223CLZ EL5223CR EL5224ILZ EL5227CLZ EL5227CRZ EL5244CS EL5246CS EL5246CSZ EL5250IY EL5251IS EL5257IS EL5260IY