







TLV3801, TLV3811

ZHCSNF6A - DECEMBER 2021 **REVISED OCTOBER 2022**

TLV3801、TLV3811 具有 LVDS 输出的 225ps 高速比较器

1 特性

低传播延迟: 225 ps 低过驱动分散:5 ps 静态电流:20mA

高切换频率: 3GHz/6Gbps • 窄脉宽检测功能: 240ps

• LVDS 输出

分离输入和输出接地基准 • 单电源电压: 2.7V 至 5.25V • 低输入失调电压: ±0.5mV • 内部迟滞选项: 0、1.5、2mV


• 封装: TLV3801 (8 引脚 WSON)、TLV3811 (6 引脚 WCSP)

2 应用

- 激光雷达中的距离感测
- 飞行时间传感器
- 示波器和逻辑分析仪中的高速触发器功能
- 高速差分线路接收器
- 无人机视觉

3 说明

TLV3801/TLV3811 是具有宽电源电压范围和 3GHz 超 高切换频率的 225ps 高速比较器。这些器件具有 2.7V 至 5.25V 的单电源工作电压范围和 2.7V 至 5.25V 的双



TLV3801 光学接收器电路

电源工作电压范围,采用业界通用的小型封装承载所有 特性,是激光雷达、差分线路接收器应用以及测试和测 量系统的理想选择。

TLV3801/TLV3811 具有 5ps 的强大输入过驱性能,并 且能够检测仅 240ps 的窄脉冲宽度。这些器件具有输 入过驱可实现较小传播延迟变化,并且能够检测窄脉 冲,是飞行时间(ToF)应用(例如工厂自动化和无人机 视觉)的理想选择。


TLV3801/TLV3811 的低压差分信号 (LVDS) 输出有助 于提高数据吞吐量并优化功耗。同样,互补输出有助于 通过抑制每个输出上的共模噪声来降低 EMI。LVDS 输 出旨在驱动和直接连接可接受标准 LVDS 输入(例如 大多数 FPGA 和 CPU) 的其他应用下游器件。

TLV3801 采用 8 引脚 WSON 封装, TLV3811 采用微 型 6 引脚 WCSP 封装,均非常适合空间敏感型应用, 例如光学传感器模块。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸 (标称值)
TLV3801	WSON (8)	2.00mm × 2.00mm
TLV3811	WCSP (6)	1.218 mm × 0.818 mm

1.如需了解所有可订购封装,请参阅数据表末尾的可订 购产品附录。



功能方框图



Table of Contents

1 特性	1	7.3 Feature Description	13
2 应用		7.4 Device Functional Modes	13
3 说明		8 Application and Implementation	15
4 Revision History		8.1 Application Information	15
5 Pin Configuration and Functions		8.2 Typical Application	15
6 Specifications		8.3 Power Supply Recommendations	19
6.1 Absolute Maximum Ratings		8.4 Layout	20
6.2 ESD Ratings		9 Device and Documentation Support	<mark>2</mark> 1
6.3 Thermal Information		9.1 Device Support	<mark>2</mark> 1
6.4 Recommended Operating Conditions		9.2 接收文档更新通知	21
6.5 Electrical Characteristics		9.3 支持资源	
6.6 Timing Diagrams		9.4 Trademarks	
6.7 Typical Characteristics		9.5 Electrostatic Discharge Caution	21
7 Detailed Description		9.6 术语表	
7.1 Overview		10 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram		Information	21

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

C	hanges from Revision * (December 2021) to Revision A (October 2022)	Page
•	将 TLV3811 的预发布状态更改为 RTM	1



5 Pin Configuration and Functions




图 5-1. WSON Package 8-Pin DSG Top View






图 5-2. WCSP Package 6-Pin BGA Top View

Pin Functions

PIN			I/O	DESCRIPTION	
NAME	TLV3801	TLV3811	1/0	DESCRIPTION	
IN+	5	A1	I	Non-inverting input	
IN -	4	B1	I	Inverting input	
OUT+	8	A3	0	Non-inverting output	
OUT -	1	В3	0	Inverting output	
V _{EE}	3	-	I	Negative power supply (If using single supply, connect to GND)	
V _{CC}	6, 7	A2	I	Positive power supply	
GND	2	B2	I	Ground	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Supply voltage: (V _{CC} - V _{EE}) and (V _{CC} - GND) (2)	- 0.3	5.5	V
Input pins (IN+, IN -) from V _{EE} (WSON) ⁽³⁾	V _{EE} - 0.3	V _{CC} + 0.3	V
Input pins (IN+, IN -) from GND (WCSP) (4)	V _{EE} - 0.3	V _{CC} + 0.3	V
Current into input pins (IN+, IN -)	- 10	10	mA
Output (OUT+, OUT -)	GND	V _{CC}	V
Current into output pins (OUT+, OUT -)		10	mA
Junction temperature, T _J		150	°C
Storage temperature, T _{stg}	- 65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) VEE less than or equal to GND
- (3) Input terminals are diode-clamped to V_{EE} and V_{CC}
- 4) Input terminals are diode-clamped to GND and V_{CC}

6.2 ESD Ratings

				VALUE	UNIT
Ţ	., Electrostatic	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
'	(ESD)	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	V

- JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

6.3 Thermal Information

		TLV3801	TLV3811(C)	
	THERMAL METRIC (1)	DSG (WSON)	WCSP (BGA)	UNIT
		8-pin	6-pin	
R _{qJA}	Junction-to-ambient thermal resistance	69.4	132.1	°C/W
R _{qJC(top)}	Junction-to-case (top) thermal resistance	95.7	1.4	°C/W
R_{qJB}	Junction-to-board thermal resistance	36.2	41	°C/W
УЈТ	Junction-to-top characterization parameter	3.5	0.3	°C/W
УЈВ	Junction-to-board characterization parameter	36.0	41	°C/W
R _{qJC(bot)}	Junction-to-case (bottom) thermal resistance	9.4	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics report.

6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Single supply operation: V _{CC} - V _{EE} with V _{EE} = GND	2.7	5.25	V
Split supply operation: V _{CC} - V _{EE} with V _{EE} < GND (WSON)	2.7	5.25	V
Split supply operation: V _{CC} - GND with V _{EE} < GND (WSON)	2.4	5.25	V
Input voltage range (WSON)	V _{EE} + 1.5	V _{CC} + 0.1	V
Input voltage range (WCSP)	GND + 1.5	V _{CC} + 0.1	V
Differential Input voltage range	- 1.5	+1.5	V

Product Folder Links: TLV3801 TLV3811



over operating free-air temperature range (unless otherwise noted)

		 U 1	,			
				MIN	MAX	UNIT
Ambient ten	nperature, T _Δ			- 40	125	°C



6.5 Electrical Characteristics

For V_{CC} = 3.3 V, V_{EE} = GND = 0, V_{CM} = 2.5 V at T_A = 25°C (Unless otherwise noted)

PARA	AMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC Input Chara	cteristics					
V _{OS}	Input offset voltage	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	- 5(1)	±0.5	+5(1)	mV
V _{HYS} (WSON)	Input hysteresis voltage			2		mV
V (MCSD)	Input hysteresis voltage	TLV3811		1.1		mV
V _{HYS} (WCSP)	Input hysteresis voltage	TLV3811C		0		mV
V _{CM-Range}	Common-mode voltage range	Single Supply: V_{EE} = GND V_{CC} - V_{EE} = 2.7 V to 5.25 V T_A = -40 °C to +125 °C	V _{EE} + 1.5		V _{CC}	V
V _{CM-Range} (WSON)	Common-mode voltage range	Split Supply: V_{EE} < GND V_{CC} - V_{EE} = 2.7 V to 5.25 V and V_{CC} - GND = 2.4 V to 5.25 V T_A = -40 °C to +125 °C	V _{EE} + 1.5		V _{CC}	V
CMRR (WSON)	Common mode rejection ratio	$V_{CM} = V_{EE} + 1.5V \text{ to } V_{CC}$		80		dB
CMRR (WCSP)	Common mode rejection ratio	V_{CM} = GND + 1.5V to V_{CC}		80		dB
PSRR	Power supply rejection ratio	Single Supply: V_{EE} = GND V_{CC} - V_{EE} = 2.7 V to 5.25 V		80		dB
PSRR (WSON)	Power supply rejection ratio	Split Supply: V_{EE} < GND V_{CC} - V_{EE} = 2.7 V to 5.25 V and V_{CC} - GND = 2.4 V to 5.25 V		80		dB
I _B	Input bias current	T _A = -40 °C to +125 °C	- 10	±1	10	μA
I _{OS}	Input offset current	T _A = -40 °C to +125 °C	- 4	±0.1	4	μΑ
C _{IC}	Input capacitance, common mode			1		pF
DC Output Cha	racteristics					
.,	Output common mode voltage	V_{CC} - GND \geqslant 2.6 V T _A = -40°C to +125°C	1.125	1.25	1.375	V
V _{OCM}	Output common mode voltage	V_{CC} - GND < 2.6 V T _A = -40°C to +125°C	0.92	1.2	1.29	V
ΔV _{OCM}	Output common mode voltage mismatch	T _A = −40°C to +125°C	- 30		30	mV
V _{OCM_PP}	Peak-to-Peak output common mode voltage			50		mVpp
V _{OD}	Differential output voltage (WSON)	T _A = −40°C to +125°C	250	350	450	mV
V _{OD}	Differential output voltage (WCSP)	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ 240 350 45		450	mV	
Δ V _{OD}	Differential output voltage mismatch	T _A = −40°C to +125°C			30	mV
Power Supply						
I _Q (WSON)	Quiescent current per comparator	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		20	26.6	mA
I _Q (WCSP)	Quiescent current per comparator	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		17	23	mA

6.5 Electrical Characteristics (continued)

For V_{CC} = 3.3 V, V_{EE} = GND = 0, V_{CM} = 2.5 V at T_A = 25°C (Unless otherwise noted)

PAR	AMETER	TEST CONDITIONS	MIN TYP	MAX UNIT
AC Characteris	stics			
t _{PD}	Propagation delay	V _{OVERDRIVE} = 50 mV, V _{UNDERDRIVE} = 50 mV, 50 MHz Squarewave	225	ps
Tempco of t _{PD}	Temperature Coefficient of propagation delay		±0.2	ps/°C
t _{PD_SKEW}	Propagation delay skew	V _{OVERDRIVE} = 50mV, V _{UNDERDRIVE} = 50 mV, 50 MHz Squarewave	±2.5	ps
t _{CM_DISPERSION}	Common mode dispersion	V _{CM} varied from V _{CM} (min) to V _{CM} (max)	2	ps
t _{OD_DISPERSION}	Overdrive dispersion	Overdrive varied from 20 mV to 100 mV	5	ps
t _{OD_DISPERSION}	Overdrive dispersion	Overdrive varied from 10 mV to 1 V	15	ps
t _{UD_DISPERSION}	Underdrive dispersion	Overdrive varied from 20 mV to 100 mV	7	ps
t _{UD_DISPERSION}	Underdrive dispersion	Overdrive varied from 10 mV to 1 V	10	ps
t _R	Rise time	20% to 80%	135	ps
t _F	Fall time	80% to 20%	135	ps
f _{TOGGLE}	Input toggle frequency	V _{IN} = 200 mV _{PP} Sine Wave, V _{OD} = 550 mV	2.3	GHz
f _{TOGGLE}	Input toggle frequency	V _{IN} = 200 mV _{PP} Sine Wave, 50% Output swing	3	GHz
TR	Toggle Rate	V _{IN} = 200 mV _{PP} Sine Wave, V _{OD} = 550 mV	4.6	Gbps
TR	Toggle Rate	V _{IN} = 200 mV _{PP} Sine Wave, 50% Output swing	6	Gbps
PulseWidth	Minimum allowed input pulse width	V _{OVERDRIVE} = V _{UNDERDRIVE} = 50mV PW _{OUT} = 90% of PW _{IN}	240	ps

⁽¹⁾ Ensured by charaterization



6.6 Timing Diagrams




图 6-1. General Timing Diagram





图 6-2. Overdrive Dispersion


6.7 Typical Characteristics

At $T_A = 25$ °C, $V_{CC} - V_{EE} = 3.3$ V to 5 V while $V_{EE} = GND = 0$, $V_{CM} = 2.5$ V, and input overdrive/underdrive = 50 mV, unless otherwise noted.



6.7 Typical Characteristics (continued)

At $T_A = 25$ °C, $V_{CC} - V_{EE} = 3.3$ V to 5 V while $V_{EE} = GND = 0$, $V_{CM} = 2.5$ V, and input overdrive/underdrive = 50 mV, unless otherwise noted.




Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

6.7 Typical Characteristics (continued)


At $T_A = 25$ °C, $V_{CC} - V_{EE} = 3.3$ V to 5 V while $V_{EE} = GND = 0$, $V_{CM} = 2.5$ V, and input overdrive/underdrive = 50 mV, unless otherwise noted.






6.7 Typical Characteristics (continued)

At $T_A = 25$ °C, $V_{CC} - V_{EE} = 3.3$ V to 5 V while $V_{EE} = GND = 0$, $V_{CM} = 2.5$ V, and input overdrive/underdrive = 50 mV, unless otherwise noted.







7 Detailed Description

7.1 Overview

The TLV3801/TLV3811 are high-speed comparators with LVDS output. The fast response time of these comparators make them well suited for applications that require narrow pulse width detection or high toggle frequencies. The TLV3801 is available in the 8-pin DSG package while the TLV3811 is available in the 6-pin BGA package.

7.2 Functional Block Diagram





7.3 Feature Description

The TLV3801/TLV3811 are single channel, high-speed comparators with a typical propagation delay of 225 ps and LVDS output. The minimum pulse width detection capability is 240 ps and the typical toggle frequency is 3 GHz (6 Gbps). These comparators are well suited for distance sensing for LIDAR and time-of-flight applications as well as for high-speed test and measurement systems. The TLV3801 has two separate power rails for the input and the output; this allows the input to be referenced from either single or split supply (VCC and VEE) while the output is referenced from ground (VCC and GND). On the other hand, the TLV3811 has one power rail for both inputs and outputs and can only be operated at a single supply.

7.4 Device Functional Modes

The TLV3801 has a single functional mode and is operational on the condition that both the input supply voltage (VCC - VEE) is greater than or equal to 2.7 V and the output supply voltage (VCC - GND) is greater than or equal to 2.4 V.

The TLV3811 has a single functional mode and is operational when the power supply voltage (VCC - GND) is greater than or equal to 2.7 V.

7.4.1 Inputs

The TLV3801/TLV3811 feature an input stage, capable of operating between 1.5 V above VEE (GND for TLV3811) and 0.1 V above VCC, with an internal ESD protection circuit that includes two pairs of front-to-back diodes between IN+ and IN- as well as two 50 Ω resistors, as shown in Ξ 7-1. This prevents damage to the input stage by limiting the differential input voltage to be no more than twice the diode's forward-voltage drop 2 × V_F (2 × 0.7 V).






图 7-1. Input Stage Circuitry

When the differential input voltage exceeds 2 × V_F , the input bias current increases at the input pins IN+ and IN-, as shown in \bar{p} ∓ 2 1.

Input Current =
$$[(V_{IN+} - V_{IN-}) - 2 \times V_F] / (2 \times 50)$$
 (1)

To avoid damaging the inputs when exceeding the recommended input voltage range, an external resistor should be used to limit the current. The current should be limited to less than 10 mA.

7.4.2 LVDS Output

The TLV3801/TLV3811 outputs are LVDS compliant. When the input of the downstream device is terminated with a 100 $\,^{\Omega}$ resistor, the comparators provide a ±350 mV differential swing at an output common-mode voltage of 1.25 V above GND. Fully differential outputs enable fast digital toggling and reduce EMI compared to single-ended output standards.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

8 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Capacitive Loads

Under reasonable capacitive loads, the device maintains specified propagation delay. However, excessive capacitive loading under high switching frequencies may increase supply current, propagation delay, or induce decreased slew rate.

8.1.2 Hysteresis

As a result of a comparator's high open loop gain, there is a small band of input differential voltage where the comparator may produce "chatter" which causes the output to toggle back and forth between a "logic high" and a "logic low". This can cause design challenges for inputs with slow rise and fall times or systems with excessive noise. These challenges can be prevented by adding external hysteresis to the comparator.

Since the TLV3801/TLV3811 only have a minimal amount of internal hysteresis, external hysteresis can be applied in the form of a positive feedback loop that adjusts the trip point of the comparator depending on its current output state. See the Non-Inverting Comparator With Hysteresis section for more details.

8.2 Typical Application

8.2.1 Optical Receiver

The TLV3801/TLV3811 can be used in conjunction with a high performance amplifier such as the OPA858 to create an optical receiver as shown in the $\[mu]$ 8-1. The photodiode operates in photoconductive mode: exposure to light will cause a reverse current through the photodiode. A bias voltage is applied to the op amp's non-inverting input to prevent saturation at the negative power supply. The OPA858 takes the current conducting through the diode and translates it into a voltage for a high speed comparator to detect. The TLV3801/TLV3811 will then output the proper LVDS signal according to the threshold set (V_{REF}).




图 8-1. Optical Receiver

8.2.1.1 Design Requirements

表 8-1. Design Parameters

PARAMETER	VALUE		
V _{CC}	+5 V		
V _{EE}	0 V		
Vout, swing	100 mV		
I _{DIODE}	100 μΑ		
fp	159 MHz		

8.2.1.2 Detailed Design Procedure

Set V_{BIAS} to be in the recommended common-mode voltage range of the OPA858. This is also the minimum output voltage of the op amp $V_{OUT,\ MIN}$ as the op amp will attempt to settle at the voltage applied to the non-inverting input.

The maximum output voltage of the op amp $V_{OUT, MAX}$ can be calculated from the desired output voltage swing $V_{OUT, SWING}$ and $V_{OUT, MIN}$, as shown in 方程式 2.

$$V_{OUT, MAX} = V_{OUT, SWING} + V_{OUT, MIN}$$
 (2)

The gain resistor R_F is determined by the desired $V_{OUT, MAX}$ and $V_{OUT, MIN}$ and the maximum current I_{DIODE} through the diode, as shown in 方程式 2.

$$R_{F} = (V_{OUT, MAX} - V_{OUT, MIN}) / I_{DIODE}$$
(3)

The feedback capacitor, in combinaton with the gain resistor, forms a pole in the frequency response of the amplifier. The feedback capacitor can be determined by the gain resistor and the desired pole frequency f_p , as shown in 方程式 2.


$$C_F = 1 / (2 \times \pi \times R_F \times f_p)$$
(4)

Set V_{REF} to be the switching threshold voltage between $V_{OUT, MAX}$ and $V_{OUT, MIN}$.

Select values for V_{BIAS} and V_{REF} . Plug in given values for $V_{OUT, MAX, IDIODE}$, and f_p . For the given example, $V_{BIAS} = 1.5 \text{ V}$, $V_{REF} = 1.55 \text{ V}$, and $R_{F, CF}$ is solved as 1 k Ω and 1 pF, respectively.

For more information, please refer to the op amp tutorials for stability analysis on the transimpedance amplifier Spice Stability Analysis and Op Amp Stability. See application note SBOA268A Transimpedance Amplifier Circuit for more detailed procedures.

8.2.1.3 Application Performance Plots



8.2.2 Non-Inverting Comparator With Hysteresis

A way to implement external hysteresis to the TLV3801/TLV3811 is to add two resistors to the circuit: one in series between the reference voltage and the inverting pin, and another from the inverting pin to one of the differential output pins.




图 8-3. Non-Inverting Comparator with Hysteresis Circuit

8.2.2.1 Design Requirements

表 8-2. Design Parameters

PARAMETER	VALUE
V _{HYS}	50 mV
V _{REF}	2.5 V
V _{T1}	2.34 V
V _{T2}	2.29 V
Q	1.425 V
Q	1.075 V



8.2.2.2 Detailed Design Procedure

First, create an equation for V_T that covers both output voltages when the output is high or low.

$$V_{T1} = \frac{V_{REF}R_2}{R_1 + R_2} + \frac{QR_1}{R_1 + R_2}$$
 (5)

$$V_{T2} = \frac{V_{REF}R_2}{R_1 + R_2} + \frac{\overline{Q}R_1}{R_1 + R_2}$$
(6)

The hysteresis voltage in this network is equal to the difference in the two threshold voltage equations.

$$V_{HYS} = V_{T1} - V_{T2} \tag{7}$$

$$V_{HYS} = \frac{V_{REF}R_2}{R_1 + R_2} + \frac{QR_1}{R_1 + R_2} - \frac{V_{REF}R_2}{R_1 + R_2} - \frac{\overline{Q}R_1}{R_1 + R_2}$$
(8)

$$V_{HYS} = \underbrace{(Q - \overline{Q})R_1}_{R_1 + R_2} \tag{9}$$

$$V_{HYS} = \frac{V_{OD}R_1}{R_1 + R_2} \tag{10}$$

Note that these equations do not take into account the effects of the internal hysteresis and offset voltage of the comparator. Design parameters will need to be adjusted accordingly.

Select a value for R2. Plug in given values for V_{REF} , V_{T1} , V_{T2} , Q, and \overline{Q} , and solve for R1. For the given example, R2 = 50 k Ω , and R1 is solved as = 8.33 k Ω .

8.2.2.3 Application Performance Plots




图 8-4. Hysteresis Curve for LVDS Comparator

8.2.3 Logic Clock Source to LVDS Transceiver

The 8-5 shows a logic clock source being terminated and driven with the TLV3801/TLV3811 across a CAT6 Cable to receive an equivalent LVDS clock signal at the receiver end.




图 8-5. LVDS Clock Transceiver

8.2.4 External Trigger Function for Oscilloscopes

8-6 is a typical configuration for creating an external trigger on oscilliscopes. The user adjusts the trigger level, and a DAC converts this trigger level to a voltage the TLV3801/TLV3811 can use as a reference. The input voltage from an oscilloscope channel is then compared to the trigger reference voltage, and the TLV3801/TLV3811 sends an LVDS signal to a downstream FPGA to begin a capture. It is common to see bipolar inputs in test and measurement systems such as oscilloscopes; therefore, the TLV3801 can be configured in split supply so that the inputs are in the allowable input voltage range.




图 8-6. External Trigger Function

8.3 Power Supply Recommendations

The TLV3801 has two seperate power rails: VCC - VEE for the input stage and VCC - GND for the output stage. This allows for both single and split supply capabilities for the input stage with a seperate ground reference for the LVDS output stage. Split supply operation allows users to apply both positive and negative (bipolar) voltages to the input pins.

When operating from a single supply, the supply voltage range for both the input and output stage is 2.7 V to 5.25 V. When operating from split supply rails, the supply voltage range for the input stage (VCC - VEE) is 2.7 V to 5.25 V, and the supply voltage range for the output stage (VCC - GND) is 2.4 V to 5.25 V. The output logic level is independent of the VCC and VEE levels. The TLV3811 is specified for operation from 2.4 V to 5.25 V and can only be operated from a single supply with both inputs and outputs referenced to GND.

Regardless of single supply or split supply operation, proper decoupling capacitors are required. It is recommended to use a scheme of multiple, low-ESR ceramic capacitors from the supply pins to the ground plane for optimum performance. A good combination would be 100 pF, 10 nF, and 1 uF with the lowest value capacitor closest to the comparator.

8.4 Layout

8.4.1 Layout Guidelines

Comparators are very sensitive to input noise. For best results, adhere to the following layout guidelines.

- 1. Use a printed-circuit-board (PCB) with a good, unbroken, low-inductance ground plane. Proper grounding (use of a ground plane) helps maintain specified device performance.
- 2. To minimize supply noise for single and split supply, place decoupling capacitor arrays as close as possible to $V_{\rm CC}$.
- 3. On the inputs and the output, keep lead lengths as short as possible to avoid unwanted parasitic feedback around the comparator. Keep inputs away from the output.
- 4. Solder the device directly to the PCB rather than using a socket.
- 5. For slow-moving input signals, take care to prevent parasitic feedback. A small capacitor (1000 pF or less) placed between the inputs can help eliminate oscillations in the transition region. This capacitor causes some degradation to propagation delay when impedance is low. The topside ground plane runs between the output and inputs.
- 6. Use a 100 Ω termination resistor across the device's LVDS output.
- 7. Use higher performance substrate materials such as Rogers.

8.4.2 Layout Example




图 8-7. TLV3801EVM Layout Example

9 Device and Documentation Support

9.1 Device Support

9.1.1 Development Support

LIDAR Pulsed Time of Flight Reference Design

9.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击 订阅更新 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 22-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TLV3801DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	3801	Samples
TLV3801DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	3801	Samples
TLV3811YBGR	ACTIVE	DSBGA	YBG	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	LQ	Samples
TLV3811YBGT	ACTIVE	DSBGA	YBG	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	LQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM

www.ti.com 22-Oct-2022

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV3801:


Automotive : TLV3801-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



DIE SIZE BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)


4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



2 x 2, 0.5 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Analog Comparators category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below:

SC2903VDR2G LM2901SNG LM339SNG 55122 5962-8757203IA NTE911 LM339EDR2G NTE922 UPC177GR-9LG-E2-A
HT393VRMZ LM2903YD NCV2200SN1T1G LM2903A-SR LM339A-SR HT339ARQZ LM2901XP LM2903DR-JSM MS8923
LM239AM/TR LM393LVQDGKRQ1 LM393LVQPWRQ1 LM2903BWDSGRQ1 TLV3801DSGT LM331BXF AD790JRZ-REEL
LM339A-TR LT6700HVHS6-1#TRPBF GS2903-SR LMV7219M5/TR LMV7239M5/TR LM293ADR-HXY LM293DR-HXY LM339N-HXY LM393P-HXY IL339DT LM2901XQ RS331XF-Q1 MIC842NYMT-TR LM393FVM-TR LM393P TLV3602QDGKRQ1
TLV7032QDGKRQ1 TLV3601QDBVRQ1 LM2901BQPWRQ1 TLV3603DCKR TLV3603DCKT AiP74HC85TA16.TB
LMV331IDBVR(MS) LMV331TP-MS LMV331W5-7(MS)