











TMP75C-Q1

ZHCSFP0 - NOVEMBER 2016

TMP75C-Q1 具有两线制接口和报警功能的 1.8V 数字温度传感器

1 特性

- 适用于汽车电子 应用
- 具有符合 AEC-Q100 标准的下列结果:
 - 器件温度 1 级: -40°C 至 125°C 的环境运行温度范围
 - 器件人体放电模式 (HBM) 静电放电 (ESD) 分类 等级 2
 - 器件组件充电模式 (CDM) ESD 分类等级 C5
- NCT75 和 ADT75 的低压替代产品
- 具有两线制接口的数字输出
- 多达8个引脚可编程总线地址
- 具有可编程触发值的过热 ALERT 引脚
- 用于节省电池电量的关断模式
- 单次转换模式
- 工作温度范围: -40°C 至 +125°C
- 工作电源范围: 1.4V 至 3.6V
- 静态电流:

15μA 工作电流(典型值),**0.3μA** 关断电流(典型值)

- 准确度:
 - 0°C 至 +70°C 范围内为 ±0.25°C (典型值)
 - -20°C 至 +85°C 范围内为 ±0.5°C (典型值)
 - -40°C 至 +125°C 范围内为 ±1°C (典型值)
- 分辨率: 12 位 (0.0625°C)
- 封装: 小外形尺寸集成电路 (SOIC)-8 和超薄小外形尺寸封装 (VSSOP)-8

2 应用

- 服务器和计算机热管理
- 电信设备
- 办公机器、机顶盒、 恒温器控制
- 视频游戏控制台
- 电源和电池热保护
- 环境监测和供热通风与空气调节 (HVAC)
- 电机驱动器热保护

3 说明

TMP75C-Q1 是一款集成数字温度传感器,此传感器具有一个可由 1.8V 电源供电运行的 12 位模数转换器 (ADC),并且与 NCT75 和 ADT75 引脚和寄存器兼容。此器件采用 SOIC-8 和 VSSOP-8 两种封装,不需要外部元件便可测温。TMP75C-Q1 能够以 0.0625°C 的分辨率读取温度,额定工作温度范围为 -40°C 至+125°C。

TMP75C-Q1 特有 系统管理总线 (SMBus) 和两线制接口兼容性,并且可在同一总线上,借助 SMBus 过热报警功能支持多达 8 个器件。利用可编程温度限值和ALERT 引脚,传感器既可作为一个独立恒温器运行,也作为一个针对节能或系统关断的过热警报器运行。

厂家校准温度精度和抗扰数字接口使得 TMP75C-Q1 成为其他传感器和电子元器件温度补偿的合适解决方案,而且无需针对分布式温度感测的额外系统级校准或 复杂的电路板布局布线。

TMP75C-Q1 是多种消费类、计算机、通信、工业和环境应用热管理和保护的理想 选择。


器件信息(1)

器件名称	封装	封装尺寸 (标称值)
TMD750 04	SOIC (8)	4.90mm × 3.90mm
TMP75C-Q1	VSSOP (8)	3.00mm × 3.00mm


(1) 要了解所有可用封装,请参见数据表末尾的封装选项附录。



温度精度(误差)与环境温度之间的关系



简化电路原理图





目录


1	特性1		7.5 Programming	
2	应用 1		7.6 Register Map	
3	说明 1	8	Application and Implementation	20
4	修订历史记录 3		8.1 Application Information	20
5	Pin Configuration and Functions 4		8.2 Typical Application	20
6	Specifications	9	Power Supply Recommendations	2 ⁻
Ĭ	6.1 Absolute Maximum Ratings 5	10	Layout	22
	6.2 ESD Ratings		10.1 Layout Guidelines	
	6.3 Recommended Operating Conditions		10.2 Layout Example	<u>2</u> :
	6.4 Thermal Information	11	man del mar in terre de la	
	6.5 Electrical Characteristics		11.1 文档支持	2
	6.6 Typical Characteristics		11.2 接收文档更新通知	2
7	Detailed Description8		11.3 社区资源	<u>2</u> :
•	7.1 Overview		11.4 商标	
	7.2 Functional Block Diagram		11.5 静电放电警告	2
	<u> </u>		11.6 Glossary	
	7.3 Feature Description	12	机械、封装和可订购信息	
	7.4 Device Functional Modes	12	ルルス、 エルス (中 門 内 次) 日心	20

4 修订历史记录

日期	修订版本	注释	
2016年11月	*	最初发布。	

5 Pin Configuration and Functions

D and DGK Packages 8-Pin SOIC and VSSOP Top View



Pin Functions

ı	PIN	1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
A0	7	I	Address select. Connect to GND or V _S .
A1	6	I	Address select. Connect to GND or V _S .
A2	5	1	Address select. Connect to GND or V _S .
ALERT	3	0	Overtemperature alert. Open-drain output; requires a pull-up resistor.
GND	4	_	Ground.
SCL	2	I	Serial clock.
SDA	1	I/O	Serial data. Open-drain output; requires a pull-up resistor.
Vs	8	I	Supply voltage, 1.4 V to 3.6 V.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage, V _S			4	V
Input voltage SDA, SCL, ALERT, A2,	SDA, SCL, ALERT, A2, A1	-0.3	4	V
input voitage	A0	-0.3	$(V_S) + 0.3$	V
Sink current	SDA, ALERT		10	mA
Operating junction t	remperature	-40	150	°C
Storage temperature	e, T _{stq}	-60	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	ostatic discharge Charged-device model (CDM), per AEC Q100-011	±1000	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supply voltage	1.4	1.8	3.6	V
Operating free-air temperature, T _A	-40		125	ô

6.4 Thermal Information

		TMP	75C-Q1	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DGK (VSSOP)	UNIT
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	125.4	188.1	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	71.5	79.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	65.8	109.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	21.1	15.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	65.3	108	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

TEXAS INSTRUMENTS

6.5 Electrical Characteristics


At $T_A = -40^{\circ}\text{C}$ to +125°C and $V_S = +1.4 \text{ V}$ to +3.6 V, unless otherwise noted. Typical values at $T_A = 25^{\circ}\text{C}$ and $V_S = +1.8 \text{ V}$.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
TEMP	ERATURE INPUT				"		
	Temperature range		-40		125	°C	
	Temperature resolution			0.0625		°C	
		0°C to +70°C		±0.25	±1		
	Temperature accuracy (error)	-20°C to +85°C		±0.5	±2	°C	
	(crior)	-40°C to +125°C		±1	±3		
DIGIT	AL INPUT/OUTPUT				*		
V_{IH}	High-level input voltage		0.7(V _S)		Vs	V	
V_{IL}	Low-level input voltage		-0.3		0.3(V _S)	V	
I _{IN}	Input current	0 V < V _{IN} < (V _S) + 0.3 V			1	μА	
V _{OL}	Low-level output voltage	$V_S \ge 2 \text{ V}, I_{OUT} = 3 \text{ mA}$		0.4		V	
		V _S < 2 V, I _{OUT} = 3 mA			0.2(V _S)	V	
	ADC resolution			12		Bit	
	Conversion time	One-shot mode	20	27	35	ms	
	Update Rate			80		ms	
	Bus timeout time		16	22	29	ms	
POWE	R SUPPLY		•		·		
	Operating supply range		1.4		3.6	V	
		Serial bus inactive		15	37		
I_Q	Quiescent current	Serial bus active, SCL frequency = 400 kHz		25		μA	
		Serial bus active, SCL frequency = 3.4 MHz		95			
		Serial bus inactive		0.3	8		
I_{SD}	Shutdown current	Serial bus active, SCL frequency = 400 kHz		10		μΑ	
		Serial bus active, SCL frequency = 3.4 MHz		80		•	



6.6 Typical Characteristics

At $T_A = 25$ °C and $V_S = +1.8$ V (unless otherwise noted).



TEXAS INSTRUMENTS


7 Detailed Description

7.1 Overview

The TMP75C-Q1 is a digital temperature sensor optimal for thermal management and thermal protection applications. The TMP75C-Q1 is two-wire and SMBus interface compatible, and is specified over a temperature range of –40°C to +125°C.

The temperature sensing device for the TMP75C-Q1 is the chip itself. A bipolar junction transistor (BJT) inside the chip is used in a band-gap configuration to produce a voltage proportional to the chip temperature. The voltage is digitized and converted to a 12-bit temperature result in degrees Celsius, with resolution of 0.0625°C. The package leads provide the primary thermal path because of the lower thermal resistance of the metal. Thus, the temperature result is equivalent to the local temperature of the printed circuit board (PCB) where the sensor is mounted.

7.2 Functional Block Diagram



320

190

004

000

FFC

E70

D80

www.ti.com.cn

7.3 Feature Description

7.3.1 Digital Temperature Output

The 12-bit digital output from each temperature measurement conversion is stored in the read-only temperature register. Two bytes must be read to obtain the data, as shown in Figure 14. Note that byte 1 is the most significant byte, followed by byte 2, the least significant byte. The temperature result is left-justified with the 12 most significant bits used to indicate the temperature. There is no need to read the second byte if resolution below 1°C is not required. Table 1 summarizes the temperature data format. One LSB equals 0.0625°C. Negative numbers are represented in binary twos complement format.

DIGITAL OUTPUT TEMPERATURE (°C) BINARY HEX 0111 1111 1111 7FF 128 127.9375 0111 1111 1111 7FF 100 0110 0100 0000 640 0101 0000 0000 500 75 0100 1011 0000 4R0

0011 0010 0000

0001 1001 0000

0000 0000 0100

0000 0000 0000

1111 1111 1100

1110 0111 0000

1101 1000 0000

Table 1. Temperature Data Format⁽¹⁾

50

25

0.25

0

-0.25

-25 -40

Table 1 does not supply a full list of all temperatures. Use the following rules to obtain the digital data format for a given temperature, and vice versa.

To convert positive temperatures to a digital data format:

Divide the temperature by the resolution. Then, convert the result to binary code with a 12-bit, left-justified format, and MSB = 0 to denote a positive sign.

Example: $(+50^{\circ}C) / (0.0625^{\circ}C / LSB) = 800 = 320h = 0011 0010 0000$

To convert a positive digital data format to temperature:

Convert the 12-bit, left-justified binary temperature result, with the MSB = 0 to denote a positive sign, to a decimal number. Then, multiply the decimal number by the resolution to obtain the positive temperature.

Example: $0011\ 0010\ 0000 = 320h = 800 \times (0.0625^{\circ}C / LSB) = +50^{\circ}C$

To convert negative temperatures to a digital data format:

Divide the absolute value of the temperature by the resolution, and convert the result to binary code with a 12-bit, left-justified format. Then, generate the twos complement of the result by complementing the binary number and adding one. Denote a negative number with MSB = 1.

Example: $(|-25^{\circ}C|) / (0.0625^{\circ}C / LSB) = 400 = 190h = 0001 1001 0000$ Two's complement format: 1110 0110 1111 + 1 = 1110 0111 0000

To convert a negative digital data format to temperature:

Generate the twos compliment of the 12-bit, left-justified binary number of the temperature result (with MSB = 1, denoting negative temperature result) by complementing the binary number and adding one. Convert to decimal number and multiply by the resolution to get the absolute temperature, then multiply by -1 for the negative sign.

Example: 1110 0111 0000 has twos complement of 0001 1001 0000 = 0001 1000 1111 + 1

Convert to temperature: 0001 1001 0000 = 190h = 400; 400 \times (0.0625°C / LSB) = 25°C = (|-25°C|); (|-25°C|) \times (-1) = -25°C

⁽¹⁾ The temperature sensor resolution is 0.0625°C/LSB.

TEXAS INSTRUMENTS

7.3.2 Temperature Limits and Alert

The temperature limits are stored in the T_{LOW} and T_{HIGH} registers (Table 7 and Table 8) in the same format as the temperature result, and their values are compared to the temperature result on every conversion. The outcome of the comparison drives the behavior of the ALERT pin, which can operate as a comparator output or an interrupt, and is set by the TM bit in the Configuration register (Table 6).

In comparator mode (TM = 0, default), the ALERT pin becomes active when the temperature is equal to or exceeds the value in T_{HIGH} (fault conditions) for a consecutive number of conversions as set by the FQ bits of the configuration register. ALERT clears when the temperature falls below T_{LOW} for the same consecutive number of conversions. The difference between the two limits acts as a hysteresis on the comparator output, and a fault counter prevents false alerts as a result of environmental noise.

In interrupt mode (TM = 1), the ALERT pin becomes active when the temperature equals or exceeds the value in T_{HIGH} for a consecutive number of fault conditions. The ALERT pin remains active until a read operation of any register occurs. After the ALERT pin is cleared, this pin becomes active again only when temperature falls below T_{LOW} for a consecutive number of fault conditions, and remains active until cleared by a read operation of any register. The cycle repeats with the ALERT pin becoming active when the temperature equals or exceeds T_{HIGH} , and so on. The ALERT pin is cleared also when the device is placed in shutdown mode (see Shutdown Mode for shutdown mode description). This action also clears the fault counter memory.

The active state of the ALERT pin is set by the POL bit in the configuration register. When POL = 0 (default), the ALERT pin is active low. When POL = 1, the ALERT pin is active high. The operation of the ALERT pin in the various modes is illustrated in Figure 7.




Figure 7. ALERT Pin Modes of Operation

7.3.3 Serial Interface

www.ti.com.cn

The TMP75C-Q1 operates as a slave device only on the two-wire bus and SMBus. Connections to the bus are made using the open-drain I/O lines, SDA and SCL. The SDA and SCL pins feature integrated spike-suppression filters and Schmitt triggers to minimize the effects of input spikes and bus noise. The TMP75C-Q1 supports the transmission protocol for both fast (1 kHz to 400 kHz) and high-speed (1 kHz to 3 MHz) modes. All data bytes are transmitted MSB first.

7.3.3.1 Bus Overview

The device that initiates the transfer is called a *master*, and the devices controlled by the master are *slaves*. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the start and stop conditions.

To address a specific device, initiate a start condition by pulling the data line (SDA) from a high to a low logic level while SCL is high. All slaves on the bus shift in the slave address byte; the last bit indicates whether a read or write operation follows. During the ninth clock pulse, the slave being addressed responds to the master by generating an acknowledge bit and pulling SDA low.

Data transfer is then initiated and sent over eight clock pulses followed by an acknowledge bit. During data transfer, SDA must remain stable while SCL is high because any change in SDA while SCL is high is interpreted as a start or stop signal.

After all data have been transferred, the master generates a stop condition indicated by pulling SDA from low to high, while SCL is high.

7.3.3.2 Serial Bus Address

To communicate with the TMP75C-Q1, the master must first communicate with slave devices using a slave address byte. The slave address byte consists of seven address bits, and a direction bit indicating the intent of executing either a read or write operation. The TMP75C-Q1 features three address pins that allow up to eight devices to be addressed on a single bus. The TMP75C-Q1 latches the status of the address pins at the start of a communication. Table 2 describes the pin logic levels and the corresponding address values.

DEVICE TWO-WIRE ADDRESS	A2	A1	A0
1001000	GND	GND	GND
1001001	GND	GND	V _S
1001010	GND	V_S	GND
1001011	GND	V_S	V _S
1001100	V_S	GND	GND
1001101	V_S	GND	V_S
1001110	V_S	V_S	GND
1001111	V_S	V_S	V _S

Table 2. Address Pin Connections and Slave Addresses

7.3.3.3 Writing and Reading Operation

Accessing a particular register on the TMP75C-Q1 is accomplished by writing the appropriate value to the pointer register. The value for the pointer register is the first byte transferred after the slave address byte with the R/\overline{W} bit low. Every write operation to the TMP75C-Q1 requires a value for the pointer register (see Figure 9).

When reading from the TMP75C-Q1, the last value stored in the pointer register by a write operation is used to determine which register is read by a read operation. To change the register pointer for a read operation, a new value must be written to the pointer register. This action is accomplished by issuing a slave address byte with the R/W bit low, followed by the pointer register byte. No additional data are required. The master can then generate a start condition and send the slave address byte with the R/W bit high to initiate the read command. See Figure 10 for details of this sequence. If repeated reads from the same register are desired, there is no need to continually send the pointer register bytes because the TMP75C-Q1 stores the pointer register value until it is changed by the next write operation.

Note that register bytes are sent with the most significant byte first, followed by the least significant byte.

7.3.3.4 Slave Mode Operations

The TMP75C-Q1 can operate as a slave receiver or slave transmitter.

7.3.3.4.1 Slave Receiver Mode:

The first byte transmitted by the master is the slave address, with the R/\overline{W} bit low. The TMP75C-Q1 then acknowledges reception of a valid address. The next byte transmitted by the master is the pointer register. The TMP75C-Q1 then acknowledges reception of the pointer register byte. The next byte or bytes are written to the register addressed by the pointer register. The TMP75C-Q1 acknowledges reception of each data byte. The master can terminate data transfer by generating a start or stop condition.

7.3.3.4.2 Slave Transmitter Mode:

The first byte transmitted by the master is the slave address, with the R/\overline{W} bit high. The slave acknowledges reception of a valid slave address. The next byte is transmitted by the slave and is the most significant byte of the register indicated by the pointer register. The master acknowledges reception of the data byte. The next byte transmitted by the slave is the least significant byte. The master acknowledges reception of the data byte. The master can terminate data transfer by generating a not-acknowledge bit on reception of any data byte, or by generating a start or stop condition.

7.3.3.5 High-Speed (Hs) Mode

In order for the two-wire bus to operate at frequencies above 400 kHz, the master device must issue an SMBus Hs-mode master code (00001xxx) as the first byte after a start condition to switch the bus to high-speed operation. The TMP75C-Q1 does not acknowledge this byte, but does switch its input filters on SDA and SCL and its output filters on SDA to operate in Hs-mode, allowing transfers at up to 3 MHz. After the Hs-mode master code has been issued, the master transmits a two-wire slave address to initiate a data-transfer operation. The bus continues to operate in Hs-mode until a stop condition occurs on the bus. Upon receiving the stop condition, the TMP75C-Q1 switches the input and output filters back to fast-mode operation.

7.3.3.6 Timeout Function

The TMP75C-Q1 resets the serial interface if SCL or SDA are held low for 22 ms (typ) between a start and stop condition. If the TMP75C-Q1 is pulled low, it releases the bus and then waits for a start condition. To avoid activating the timeout function, it is necessary to maintain a communication speed of at least 1 kHz for the SCL operating frequency.

ZHCSFP0-NOVEMBER 2016 www.ti.com.cn

7.3.3.7 Two-Wire Timing

The TMP75C-Q1 is two-wire and SMBus compatible. Figure 8 to Figure 10 describe the various operations on the TMP75C-Q1. Parameters for Figure 8 are defined in Table 3. Bus definitions are:

Bus Idle Both SDA and SCL lines remain high.

Start Data Transfer A change in the state of the SDA line, from high to low, while the SCL line is high defines a start condition. Each data transfer is initiated with a start condition.

Stop Data Transfer A change in the state of the SDA line from low to high while the SCL line is high defines a stop condition. Each data transfer is terminated with a repeated start or stop condition.

Data Transfer The number of data bytes transferred between a start and a stop condition is not limited, and is determined by the master device.

> The receiver acknowledges the transfer of data. It is also possible to use the TMP75B for single-byte updates. To update only the MS byte, terminate communication by issuing a start or stop condition on the bus.

Acknowledge Each receiving device, when addressed, must generate an acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse so that the SDA line is stable low during the high period of the acknowledge clock pulse. Setup and hold times must be taken into account. When a master receives data, the termination of the data transfer can be signaled by the master generating a not-acknowledge (1) on the last byte transmitted by the slave.

Table 3. Timing Diagram Requirements

			FAST MO	DE	HIGH-SPEED	MODE	
			MIN	MAX	MIN	MAX	UNIT
,	001	V _S ≥ 1.8 V	0.001	0.4	0.001	3	MHz
f _(SCL)	SCL operating frequency	V _S < 1.8 V	0.001	0.4	0.001	2.5	MHz
	Bus free time between	V _S ≥ 1.8 V	1300		160		ns
t _(BUF)	stop and start conditions	V _S < 1.8 V	1300		260		ns
t _(HDSTA)	Hold time after repeated st After this period, the first c		600		160		ns
t _(SUSTA)	Repeated start condition s	etup time	600		160		ns
t _(SUSTO)	Stop condition setup time		600		160		ns
	Data hold time	V _S ≥ 1.8 V	0	900	0	100	ns
t _(HDDAT)		V _S < 1.8 V	0	900	0	140	ns
	Data active times	V _S ≥ 1.8 V	100		10		ns
^t (SUDAT)	Data setup time	$V_{S} < 1.8 \text{ V}$ $V_{S} \ge 1.8 \text{ V}$ $V_{S} < 1.8 \text{ V}$	100		20		ns
	CCL alask law paried	V _S ≥ 1.8 V	1300		190		ns
t _(LOW)	SCL clock low period	V _S < 1.8 V	1300		240		ns
t _(HIGH)	SCL clock high period		600		60		ns
t _{R(SDA)} , t _{F(SDA)}	Data rise and fall time			300		80	ns
t _{R(SCL)} , t _{F(SCL)}	Clock rise and fall time			300		40	ns
t _R	Clock and data rise time for	or SCLK ≤ 100 kHz		1000			ns

TEXAS INSTRUMENTS

7.3.3.8 Two-Wire Timing Diagrams





Figure 8. Two-Wire Timing Diagram



(1) The value of A0, A1, and A2 are determined by the connections of the corresponding pins.

Figure 9. Two-Wire Timing Diagram for Write Word Format

SCL SDA R/\overline{W} 0 Start By ACK By ACK By Stop By Device Device Frame 1 Two-Wire Slave Address Byte Frame 2 Pointer Register Byte SCL (Continued) SDA D6 D5 D3 (Continued) ACK By ACK By Start By From Master⁽²⁾ Master Device Device Frame 4 Data Byte 1 Read Register Frame 3 Two-Wire Slave Address Byte SCL (Continued) SDA D5 D3 D1 D0 (Continued) ACK By Stop By From Master⁽³⁾ Device Master

- (1) The value of A0, A1, and A2 are determined by the connections of the corresponding pins.
- (2) Master should leave SDA high to terminate a single-byte read operation.

-Frame 5 Data Byte 2 Read Register

(3) Master should leave SDA high to terminate a two-byte read operation.


Figure 10. Two-Wire Timing Diagram for Read Word Format

7.4 Device Functional Modes

7.4.1 Continuous-Conversion Mode

The default mode of the TMP75C-Q1 is continuous conversion, where the ADC performs continuous temperature conversions and stores each result to the Temperature register, overwriting the result from the previous conversion. The typical conversion rate of TMP75C-Q1 is 12 Hz, with 80 ms between the start of each consecutive conversion. The TMP75C-Q1 has a typical conversion time of 27 ms. To achieve its conversion rates, the TMP75C-Q1 makes a conversion, and then powers down and waits for a delay 53 ms.

After power-up, the TMP75C-Q1 immediately starts a conversion, as shown in Figure 11. The first result is available after 27 ms (typical). The active quiescent current during conversion is 45 μ A (typical at +25°C). The quiescent current during delay is 1 μ A (typical at +25°C).



(1) Delay is set to 53 ms (typ).

Figure 11. Conversion Start

7.4.2 Shutdown Mode

The shutdown mode saves maximum power by shutting down all device circuitry other than the serial interface, and reduces current consumption to typically less than 0.3 μ A. Shutdown mode is enabled when the SD bit in the configuration register is set to 1; the device shuts down and terminates a conversion if it is ongoing. When SD is equal to 0, the device operates in continuous-conversion mode. When shutdown mode is enabled, the ALERT pin and fault counter clear in both comparator and interrupt modes. The ALERT pin and the fault counter remain clear until the SD bit is set.

7.4.3 One-Shot Mode

The TMP75C-Q1 features a one-shot temperature measurement mode. When the device is in continuous conversion (SD = 0), writing a 1 to the OS bit enables shutdown mode, where any write to the one-shot register triggers a single temperature conversion. The device returns to the shutdown state at the completion of the single conversion, and a subsequent write to the one-shot register triggers another single conversion followed by a return to shutdown state. This mode reduces power consumption in the TMP75C-Q1 when continuous temperature monitoring is not required.

When the device is in complete shutdown (SD = 1), the one-shot mode is not active regardless of the state of the OS bit, and a write to the one-shot register has no effect.

7.5 Programming

Figure 12 shows the internal register structure of the TMP75C-Q1. Use the 8-bit pointer register to address a given data register. The pointer register uses the three LSBs to identify which of the data registers respond to a read or write command. Figure 13 identifies the bits of the pointer register byte.




Figure 12. Internal Register Structure

7.6 Register Map

Table 4 describes the registers available in the TMP75C-Q1 with their pointer addresses, followed by the description of the bits in each register.

P2 P1 **REGISTER** 0 Temperature register (read only, default) 0 0 0 0 Configuration register (read/write) 1 0 1 0 T_{LOW} register (read/write) T_{HIGH} register (read/write) 0 1 1 1 0 One-Shot register (write only; write any value to start a conversion)

Table 4. Register Map and Pointer Addresses

Figure 13. Pointer Register (pointer = N/A) [reset = 00h]

7	6	5	4	3	2	1	0
		Reserved			P2	P1	P0
		W-0h			W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset



Figure 14. Temperature Register (pointer = 0h) [reset = 0000h]

15	14	13	12	11	10	9	8
T11	T10	T9	T8	T7	T6	T5	T4
	R-00h						
7	6	5	4	3	2	1	0
T3	T3 T2 T1 T0 Reserved						
R-0h					R-	0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 5. Temperature Register Description

Name	Description
T11 to T4	The 8 MSBs of the temperature result (resolution of 1°C)
T3 to T0	The 4 LSBs of the temperature result (resolution of 0.0625°C)

Figure 15. Configuration Register (pointer = 1h) [reset = 0000h]

15	14	13 12 11		10	9	8	
Reserved		OS	FQ		POL	TM	SD
R/W	R/W-0h		R/W-0h		R/W-0h	R/W-0h	R/W-0h
7	6	5	5 4 3		2	1	0
Reserved							
R-00h							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 6. Configuration Register Description

Name	Description						
Reserved	Reserved bits						
	Write 0 to these bits on configuration register update.						
os	One-shot control						
	SD = 0 and OS = 0: Continuous conversion mode (default)						
	SD = 0 and OS = 1: One-shot mode; the device is in shutdown mode but writing any value to the one-shot register initiates a conversion. The device returns to shutdown mode at the end of the conversion.						
	SD = 1 and $OS = x$: The device is in shutdown mode and the status of the OS bit has no effect. Writing to the one-shot register does not start a conversion.						
FQ	Fault queue to trigger the ALERT pin						
	FQ = 0h: 1 fault (default)						
	FQ = 1h: 2 faults						
	FQ = 2h: 4 faults						
	FQ = 3h: 6 faults						
POL	ALERT polarity control						
	POL = 0: ALERT is active low (default)						
	POL = 1: ALERT is active high						
TM	ALERT thermostat mode control						
	TM = 0: ALERT is in comparator mode (default)						
	TM = 1: ALERT is in interrupt mode						
SD	Shutdown control bit						
	SD = 0: Device is in continuous conversion mode (default)						
	SD = 1: Device is in shutdown mode						



ZHCSFP0-NOVEMBER 2016 www.ti.com.cn

Figure 16. T_{LOW} - Temperature Low Limit Register (pointer = 2h) [reset = 4B00h]⁽¹⁾

15	14	13	12	11	10	9	8	
L11	L10	L9	L8	L7	L6	L5	L4	
	R/W-4Bh							
7	6	5	4	3	2	1	0	
L3 L2 L1 L0 Reserved								
R/W-0h					R-	0h		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

(1) $4B00h = 75^{\circ}C$.

Table 7. TLOW Register Description

Name	Description
L11 to L4	The 8 MSBs of the temperature low limit (resolution of 1°C)
L3 to L0	The 4 LSBs of the temperature low limit (resolution of 0.0625°C)

Figure 17. T_{HIGH} - Temperature High Limit Register (pointer = 3h) [reset = 5000h]⁽¹⁾

15	14	13	12	11	10	9	8	
H11	H10	H9	H8	H7	H6	H5	H4	
	R/W-50h							
7	6	5	4	3	2	1	0	
H3	H3 H2 H1 H0 Reserved							
R/W-0h					R-	0h		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

(1) 5000h = 80°C.

Table 8. T_{HIGH} Register Description

Name	Description
H11 to H4	The 8 MSBs of the temperature high limit (resolution of 1°C)
H3 to H0	The 4 LSBs of the temperature high limit (resolution of 0.0625°C)

TEXAS INSTRUMENTS

8 Application and Implementation

8.1 Application Information

The TMP75C-Q1 is used to measure the PCB temperature of the location it is mounted. The programmable address options allow up to eight locations on the board to be monitored on a single serial bus. Connecting the ALERT pins together and programming the temperature limit registers to desired values allows for a temperature watchdog operation of all devices, interrupting the host controller only if the temperature exceeds the limits.

8.2 Typical Application




Figure 18. Temperature Monitoring of Multiple Locations on a PCB

Typical Application (continued)

8.2.1 Design Requirements


The TMP75C-Q1 only requires pull-up resistors on SDA and ALERT, although a pull-up resistor is typically present on the SCL as well. A 0.01- μ F bypass capacitor on the supply is recommended, as shown in Figure 18. The SCL, SDA, and ALERT lines can be pulled up to a supply that is equal to or higher than V_S through the pull-up resistors. To configure one of eight different addresses on the bus, connect A0, A1, and A2 to either V_S or GND.

8.2.2 Detailed Design Procedure

The TMP75C-Q1 should be placed in close proximity to the heat source to be monitored, with a proper layout for good thermal coupling. This ensures that temperature changes are captured within the shortest possible time interval.

8.2.3 Application Curves

Figure 19 shows the step response of the TMP75C-Q1 to a submersion in an oil bath of 100°C from room temperature (27°C). The time-constant, or the time for the output to reach 63% of the input step, is 1.5 seconds.



9 Power Supply Recommendations

The TMP75C-Q1 operates with a power supply in the range of 1.4 V to 3.6 V. It is optimized for operation at 1.8-V supply but can measure temperature accurately in the full supply range.

A power-supply bypass capacitor is required for stability; place this capacitor as close as possible to the supply and ground pins of the device. A typical value for this supply bypass capacitor is 0.01 μ F. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise.

10 Layout

10.1 Layout Guidelines

Place the power-supply bypass capacitor as close as possible to the supply and ground pins. The recommended value of this bypass capacitor is 0.01 μ F. Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies.

Pull up the open-drain output pins (SDA and ALERT) to a supply voltage rail (V_S or higher but up to 3.6 V) through 10-k Ω pull-up resistors.

10.2 Layout Example




Figure 20. Layout Example

www.ti.com.cn ZHCSFP0 – NOVEMBER 2016

11 器件和文档支持

11.1 文档支持

11.1.1 相关文档

相关文档如下:

《TMP75BEVM 和 TMP75CEVM 用户指南》(文献编号: SBOU141)

11.2 接收文档更新通知

如需接收文档更新通知,请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后,即可每周定期收到已更改的产品信息。有关更改的详细信息,请查阅已修订文档中包含的修订历史记录。

11.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2016, 德州仪器半导体技术(上海)有限公司



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMP75CQDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	T75CQ	Samples
TMP75CQDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU-DCC	Level-2-260C-1 YEAR	-40 to 125	T75CQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Board Mount Temperature Sensors category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below:

66F115 3610085020002 389049M9527 MIKROE-912 ADM1023ARQZ-REEL ADM1032ARMZ-1RL ADT7481ARMZ-REEL

ADT7463ARQZ-REEL 66L080-0226 S-58LM20A-I4T1U NCT375MNR2G NCT80DBR2G SEN-16304 X96012V14I NCT1008CMN3R2G

NCT1008DMN3R2G NVT211CMTR2G GX112XA GX112XT NTSA3104GP014 DS18B20A10 GX36 GXTR304Q GX75CU GX36Z

GXHTV3C GXTS02S GX101S GX112XE GX75C GX21M15D HT18B20ARTZ DS18B20U-HXY AT30TS74-UFM10-T-072

MCP9800A1T-M/OT TMP114AIYMTR TMP126EDCKRQ1 NTSA3103FVA42 NTSA3104HZ048 LM35CZ/LFT1 GXHT3WC GXTS04D

MLX90640ESF-BAA-000-TU GXT310T0 TMP1827NNGRR GXT310W0 GX112XTE TMP119AIYBGR TMP1826NGRR

TC6501P065VCTTR