

Now









TMS570LS0432, TMS570LS0332

ZHCSA84C-OCTOBER 2012-REVISED MAY 2018

TMS570LS0x32 16 和 32 位 RISC 闪存微控制器

器件概述 1

特性 1.1

- 高性能汽车级微控制器,适用于安全关键型 微控制 器 (MCU)
 - 运行在锁步中的双中央处理单元 (CPU)
 - 闪存和 RAM 接口上的 ECC
 - 针对 CPU 和片上 RAM 的内置自检
 - 带有错误引脚的错误信令模块
 - 电压和时钟监视
- 配备基于 ARM[®] Cortex[®]-R4 32 位 RISC CPU
 - 带有 8 级管道的高效 1.66DMIPS/MHz
 - 8 区域内存保护单元 (MPU)
 - 带有第三方支持的开放式架构
- 运行条件
 - 80MHz 系统时钟
 - 内核电源电压 (V_{cc}):标称 1.2V
 - I/O 电源电压 (V_{CCIO}):标称 3.3V
 - ADC 电源电压 (V_{CCAD}):标称 3.3V
- 集成存储器
 - 高达 384KB 且支持 ECC 的程序闪存
 - 支持 ECC 的 32KB RAM
 - 支持 ECC、用于仿真 EERPOM 的 16KB 闪存
- Hercules™通用平台架构
 - 系列间一致的存储器映射
 - 实时中断 (RTI) 定时器 (OS 定时器)
 - 96 通道矢量中断模块 (VIM)
 - 2 通道循环冗余校验器 (CRC)
- 带有内置跳周检测器的调频锁相环 (FMPLL)
- IEEE 1149.1 JTAG 边界扫描和 ARM CoreSight™ 组件
- 高级 JTAG 安全模块 (AJSM)

- 多通信接口
 - 两个控制器局域网 (CAN) 控制器 (DCAN)
 - DCAN1 32 个具有奇偶校验保护的邮箱
 - DCAN2 16 个具有奇偶校验保护的邮箱
 - 与 CAN 协议 2.0B 版兼容
 - 多通道缓冲串行外设接口 (MibSPI) 模块 - 128 个具有奇偶校验保护的字
 - 两个标准串行外设接口 (SPI) 模块
 - 支持本地互连网络 (LIN 2.1) 接口的 UART (SCI) 接口
 - 下一代高端计时器 (N2HET) 模块
 - 多达 19 个可编程引脚
 - 带有奇偶校验保护的 128 字指令 RAM
 - 包括硬件角度发生器
 - 一带有 MPU 的专用高端计时器传输单元 (HTU)
- 增强型正交编码器脉冲 (eQEP) 模块
 - 电机位置编码器接口
- 12 位多通道缓冲模数转换器 (ADC) 模块
 - 16 个通道
 - 64 个具有奇偶校验保护的结果缓冲器
- 多达 45 个通用输入输出 (GPIO) 引脚
 - 8 个专用可中断 GPIO 引脚
- 封装
 - 100 引脚四方扁平封装 (PZ) [绿色环保]



ZHCSA84C-OCTOBER 2012-REVISED MAY 2018



1.2 应用

- 刹车系统(防抱死系统(ABS)和电子稳定控制系统(ESC))
- 电子助力转向 (EPS)
- 电动泵控制
- 电池管理系统

- 主动驾驶员辅助系统
- 航天和航空电子设备
- 轨道交通
- 越野车



1.3 说明

TMS570LS0432/0332 器件是一款适用于安全系统的高性能汽车级微控制器。该安全架构包括锁步中的两个 CPU、CPU 和内存 BIST 逻辑、闪存和数据 SRAM 上的 ECC、外设存储器上的奇偶校验以及外设 I/O 上的 环回功能。

TMS570LS0432/0332 器件集成了 ARM Cortex-R4 CPU。该 CPU 具有 1.66DMIPS/MHz 的高效性能,工作频率可高达 80MHz,从而能够提供高达 132 DMIPS 的计算能力。此器件支持大端序 (BE32) 格式。

TMS570LS0432/0332 器件分别具有 384KB 和 256KB 的集成闪存及 32KB 的数据 RAM。闪存和 RAM 均 带有单位错误纠正和双位错误检测功能。该器件上的闪存存储器是通过 64 位宽数据总线接口实现的可电擦 除且可编程的非易失性存储器。该闪存采用 3.3V 电源输入电压(与 I/O 电源相同的电平)进行全部的读 取、编程和擦除操作。在管道模式下,闪存以 80MHz 的系统时钟频率运作。SRAM 在整个受支持的频率范 围内支持以字节、半字、字和双字模式的单周期读取和写入访问。

TMS570LS0432/0332 器件 具有 针对实时控制类 应用,包括一个下一代高端计时器 (N2HET) 定时协处理器(具备 多达 19 个 I/O 端和一个采用 100 引脚封装、支持 16 输入的 12 位模数转换器 (ADC)。

N2HET 是一款高级智能定时器,能够为实时应用提供精密的计时 功能。该计时器由软件控制,采用小型指 令集,并具有专用的计时器微机和随附 I/O 端口。N2HET 可用于脉宽调制输出、捕捉或比较输入,或 GPIO。N2HET 特别适用于 那些 需要多个具有复杂和准确时间脉冲的传感器信息和驱动致动器的应用。一 个高端定时器传输单元 (HTU) 能够执行 DMA 类型处理来与主存储器之间传输 N2HET 数据。一个内存保护 单元 (MPU) 被内置于 HTU 内。

增强型正交编码器脉冲 (eQEP) 模块用于与线性或旋转增量编码器进行直接连接,以便从高性能运动和位置 控制系统中使用的旋转机器中获得位置、方向和速度信息。

此器件具有一个 12 位分辨率 MibADC,此 MibADC 有 16 条通道以及带奇偶校验保护的 64 字缓冲器 RAM。MibADC 通道可被独立转换或者可针对顺序转换序列由软件成组。有三个独立的组。当被触发或者针 对连续转换模式进行配置后,每个序列可被转换一次。此 MibADC 具有一个 10 位模式,可在需要兼容早期 器件或需要提高转换速率时使用。

此器件具有多个通信接口: 一个 MibSPI、两个 SPI、一个 UART/LIN 和两个 UART/LIN。SPI 为相似移位寄存器类型器件之间的高速通信提供了一种便捷方法。UART/LIN 支持本地互联标准 2.1 并可用作一个使用标准不归零码 (NRZ) 格式的全双工模式 UART。DCAN 支持 CAN 2.0 (A 和 B)协议标准,并使用一个串行、多主控通信协议,此协议用高达 1Mbps 的稳健耐用通信速率有效支持分布式实时控制。DCAN 非常适用于 那些 在嘈杂恶劣环境中运行的应用(例如汽车和工业 应用),它们要求可靠的串行通信或者多路布线。

调频锁相环 (FMPLL) 时钟模块用于将外部频率基准与一个内部使用的更高频率相乘。FMPLL 可为全局时钟 模块 (GCM) 提供五个可能的时钟源输入之一。GCM 可管理可用时钟源与器件时钟域之间的映射。

此器件还有一个外部时钟预分频器 (ECP) 模块,该电路经启用后会在 ECLK 引脚上输出一个连续外部时钟。ECLK 频率是一个外设接口时钟 (VCLK) 频率的用户可编程比例。这个可被外部监视的低频输出作为此器件运行频率的指示器。

错误信令模块 (ESM) 可监控所有器件错误并在检测到故障时确定是触发中断还是外部 nERROR 引脚发生切换。可从外部监视 nERROR 引脚,作为微控制器内故障条件的指示器。

I/O 多路控制模块 (IOMM) 可以进行输入/输出引脚配置,从而支持替代功能。有关本器件上支持多个功能的引脚列表,请参见表4-17。

凭借集成的安全 特性 和广泛的通信和控制外设选择, TMS570LS0432/0332 是实时控制的理想解决方案 应用 的理想解决方案。

器件型号	封装	封装尺寸
TMS570LS0432PZ	LQFP (100)	14.00mm × 14.00mm
TMS570LS0332PZ	LQFP (100)	14.00mm × 14.00mm

器件信息(1)

(1) 更多信息请参见节9, 机械封装和可订购产品信息。

ZHCSA84C-OCTOBER 2012-REVISED MAY 2018



1.4 功能框图

图 1-1 显示器件的功能方框图。





1

TMS570LS0432, TMS570LS0332

ZHCSA84C-OCTOBER 2012-REVISED MAY 2018

/.ti.com.cn				
		内容		
器件概述	1		6.9	F
1.1 特性	1		6.10	F

			_
	1.1	特性	. 1
	1.2	应用	. <u>2</u>
	1.3	说明	. <u>3</u>
	1.4	功能框图	. <u>4</u>
2	修订	历史记录	. <u>6</u>
3	Devi	ce Comparison	. 7
4	Term	inal Configuration and Functions	. <u>8</u>
	4.1	PZ QFP Package Pinout (100-Pin)	. <u>8</u>
	4.2	Terminal Functions	. <u>9</u>
	4.3	Output Multiplexing and Control	<u>15</u>
	4.4	Special Multiplexed Options	<u>16</u>
5	Spec	ifications	<u>17</u>
	5.1	Absolute Maximum Ratings	<u>17</u>
	5.2	ESD Ratings	<u>17</u>
	5.3	Power-On Hours (POH)	<u>17</u>
	5.4	Recommended Operating Conditions	<u>18</u>
	5.5	Switching Characteristics Over Recommended Operating Conditions for Clock Domains	<u>18</u>
	5.6	Wait States Required	<u>19</u>
	5.7	Power Consumption	<u>20</u>
	5.8	Thermal Resistance Characteristics for PZ	<u>21</u>
	5.9	Input/Output Electrical Characteristics	<u>21</u>
	5.10	Output Buffer Drive Strengths	22
	5.11	Input Timings	<u>23</u>
	5.12	Output Timings	<u>24</u>
6	Syste	em Information and Electrical	
	Spec	ifications	<u>26</u>
	6.1	Voltage Monitor Characteristics	<u>26</u>
	6.2	Power Sequencing and Power-On Reset	<u>27</u>
	6.3	Warm Reset (nRST)	<u>29</u>
	6.4	ARM Cortex-R4 CPU Information	<u>30</u>
	6.5	Clocks	<u>34</u>
	6.6	Clock Monitoring	<u>40</u>
	6.7	Glitch Filters	<u>42</u>
	6.8	Device Memory Map	<u>43</u>

6.9	Flash Memory	<u>49</u>
6.10	Flash Program and Erase Timings for Program	- 4
0.44	Flash	<u>51</u>
6.11	Flash Program and Erase Timings for Data Flash.	51
6.12	Fightly Coupled RAM Interface Module	<u>52</u>
6.13	Parity Protection for Accesses to peripheral RAMs.	52
6.14	On-Chip SRAM Initialization and Testing	53
6.15	Vectored Interrupt Manager	55
6.16	Real-Time Interrupt Module	<u>57</u>
6.17	Error Signaling Module	<u>58</u>
6.18	Reset / Abort / Error Sources	<u>62</u>
6.19	Digital Windowed Watchdog	<u>63</u>
6.20	Debug Subsystem	<u>64</u>
Perip	heral Information and Electrical	
Spec	ifications	<u>69</u>
7.1	Peripheral Legend	<u>69</u>
7.2	Multibuffered 12-Bit Analog-to-Digital Converter	<u>69</u>
7.3	General-Purpose Input/Output	<u>77</u>
7.4	Enhanced High-End Timer (N2HET)	<u>78</u>
7.5	Controller Area Network (DCAN)	<u>81</u>
7.6	Local Interconnect Network Interface (LIN)	<u>82</u>
7.7	Multibuffered / Standard Serial Peripheral Interface	<u>83</u>
7.8	Enhanced Quadrature Encoder (eQEP)	<u>93</u>
器件利	印文档支持	<u>95</u>
8.1	器件支持	<u>95</u>
8.2	文档支持	98
8.3	相关链接	98
8.4	Community Resources	98
8.5	商标	98
8.6	静电放电警告	98
8.7	术语表	98
8.8	器件识别码寄存器	98
8.9	芯片识别寄存器	99
8.10	模块认证	100
机械、	封装和可订购产品附录	105
9.1	封装信息	105
	6.9 6.10 6.11 6.12 6.13 6.14 6.15 6.16 6.17 6.18 6.19 6.20 Perip 5 9 7 .1 7.2 7.3 7.4 7.5 7.6 7.7 7.8 8.1 8.2 8.3 8.4 8.5 8.6 8.7 8.8 8.9 8.10 4.15	6.9 Flash Memory

2 修订历史记录

范围:已集成 Hercules[™] TMS570 MCU 器件系列的适用更新(尤其与 TMS570LS0432 器件相关的内容, 该器件现处于开发的生产数据 (PD) 阶段)。

Changes from June 30, 2015 to May 31, 2018 (from B Revision (June 2015) to C Revision)

Page

•	Section 5.1 (Absolute Maximum Ratings): Updated/Changed Supply voltage, V _{CCAD} MAX value from "3.6" to "4.6" V	17
•	Section 5.7 (Power Consumption): Clarified the conditions for the 3.3V current requirements when programming or erasing flash	20
•	节 6.20.6 (Advanced JTAG Security Module): Updated AJSM description 节 8.8 (器件识别码寄存器): 添加了器件 ID 寄存器的地址。	67 98

3 Device Comparison

 $\frac{1}{8}$ 3-1 lists the features of the TMS570LS0432/0332 devices.

FEATURES	S DEVICES								
Generic Part Number	TMS570LS1227ZWT ⁽³⁾	TMS570LS0714ZWT	TMS570LS0714PGE	TMS570LS0714PZ	TMS570LS0432PZ ⁽³⁾	TMS570LS0332PZ	TMS570LS0232PZ		
Package	337 BGA	337 BGA	144 QFP	100 QFP	100 QFP	100 QFP	100 QFP		
CPU	ARM Cortex-R4F	ARM Cortex-R4F	ARM Cortex-R4F	ARM Cortex-R4F	ARM Cortex-R4	ARM Cortex-R4	ARM Cortex-R4		
Frequency (MHz)	180	180	160	100	80	80	80		
Flash (KB)	1280	768	768	768	384	256	128		
RAM (KB)	192	128	128	128	32	32	32		
Data Flash [EEPROM] (KB)	64	64	64	64	16	16	16		
EMAC	10/100	-	-	-	-	-	-		
FlexRay	2-ch	-	-	-	-	-	-		
CAN	3	3	3	2	2	2	2		
MibADC 12-bit (Ch)	2 (24ch)	2 (24ch)	2 (24ch)	2 (16ch)	1 (16ch)	1 (16ch)	1 (16ch)		
N2HET (Ch)	2 (44)	2 (44)	2 (40)	2 (21)	1 (19)	1 (19)	1 (19)		
ePWM Channels	14	14	14	8	-	-	-		
eCAP Channels	6	6	6	4	0	0	0		
eQEP Channels	2	2	2	1	1	1	1		
MibSPI (CS)	3 (6 + 6 + 4)	3 (6 + 6 + 4)	3 (5 + 6 + 4)	2 (5 + 1)	1 (4)	1 (4)	1 (4)		
SPI (CS)	2 (2 + 1)	2 (2 + 1)	1 (1)	1 (1)	2	2	2		
SCI (LIN)	2 (1 with LIN)	2 (1 with LIN)	2 (1 with LIN)	1 (with LIN)	1 (with LIN)	1 (with LIN)	1 (with LIN)		
12C	1	1	1	-	-	-	-		
GPIO (INT) ⁽⁴⁾	101 (with 16 interrupt capable)	101 (with 16 interrupt capable)	64 (with 10 interrupt capable)	45 (with 9 interrupt capable)	45 (with 8 interrupt capable)	45 (with 9 interrupt capable)	45 (with 8 interrupt capable)		
EMIF	16-bit data	-	-	_	-	-	-		
ETM (Trace)	-	-	-	-	-	-	-		
RTP/DMM	-	-	-	-	-	-	-		
Operating Temperature	-40°C to 125°C	-40°C to 125°C	-40°C to 125°C	-40°C to 125°C	-40°C to 125°C	-40°C to 125°C	-40°C to 125°C		
Core Supply (V)	1.14 V – 1.32 V	1.14 V – 1.32 V	1.14 V – 1.32 V	1.14 V – 1.32 V	1.14 V – 1.32 V	1.14 V – 1.32 V	1.14 V – 1.32 V		
I/O Supply (V)	3.0 V – 3.6 V	3.0 V – 3.6 V	3.0 V – 3.6 V	3.0 V – 3.6 V	3.0 V – 3.6 V	3.0 V – 3.6 V	3.0 V – 3.6 V		

表 3-1. TMS570LS0432/0332 Device Comparison⁽¹⁾⁽²⁾

(1) For additional device variants, see www.ti.com/tms570

(2) This table reflects the maximum configuration for each peripheral. Some functions are multiplexed and not all pins are available at the same time.

(3) Superset device

(4) Total number of pins that can be used as general-purpose input or output when not used as part of a peripheral.

4 Terminal Configuration and Functions

4.1 PZ QFP Package Pinout (100-Pin)



图 4-1. PZ QFP Package Pinout (100-Pin)

Note: Pins can have multiplexed functions. Only the default function is depicted in 🛛 4-1.



4.2 Terminal Functions

 \pm 4-1 through \pm 4-16 identify the external signal names, the associated pin numbers along with the mechanical package designator, the pin type (Input, Output, I/O, Power, or Ground), whether the pin has any internal pullup/pulldown, whether the pin can be configured as a GPIO, and a functional pin description.

注

In the Terminal Functions table below, the "Reset Pull State" is the state of the pull applied to the terminal while nPORRST is low and immediately after nPORRST goes High. The default pull direction may change when software configures the pin for an alternate function. The "Pull Type" is the type of pull asserted when the signal name in bold is enabled for the given terminal by the IOMM control registers.

All I/O signals except nRST are configured as inputs while nPORRST is low and immediately after nPORRST goes High. While nPORRST is low, the input buffers are disabled, and the output buffers are disabled with the default pulls enabled.

All output-only signals have the output buffer disabled and the default pull enabled while nPORRST is low, and are configured as outputs with the pulls disabled immediately after nPORRST goes High.

4.2.1 High-End Timer (N2HET)

TERMINAL		SIGNAL	RESET	PULL TYPE	DESCRIPTION
SIGNAL NAME	100 PZ	ТҮРЕ	PULL STATE		
N2HET[0]	19	I/O	Pulldown	Programmable,	Timer input capture or output compare. The
N2HET[2]	22			20 µA	N2HE I applicable terminals can be programmed as general-purpose input/output (GPIO).
N2HET[4]	25				Each terminal has a suppression filter with a
N2HET[6]	26				programmable duration.
N2HET[8]	74				
N2HET[10]	83				
N2HET[12]	89				
N2HET[14]	90				
N2HET[16]	97				
MIBSPI1nCS[1]/EQEPS/ N2HET[17]	93				
N2HET[18]	98				
MIBSPI1nCS[2]/N2HET[20]/ N2HET[19]	27				
MIBSPI1nCS[2]/ N2HET[20] / N2HET[19]	27				
N2HET[22]	11				
N2HET[24]	64				
MIBSPI1nCS[3]/N2HET[26]	39				
ADEVT/N2HET[28]	58				
GIOA[7]/ N2HET[29]	18				
MIBSPI1nENA/N2HET[23]/ N2HET[30]	68				
GIOA[6]/SPI2nCS[1]/N2HET[31]	12				

表 4-1. High-End Timer (N2HET)

4.2.2 Enhanced Quadrature Encoder Pulse Modules (eQEP)

α 4-2. Elilianceu Quaulatule Encouel Fuise Mouules (eQEI	表	4-	2.	Enhanced	Quadrature	Encoder	Pulse	Modules	(eQEP
---	---	----	----	----------	------------	---------	-------	---------	-------

TERMINAL	SIGNAL	RESET	PULL TYPE	DESCRIPTION	
SIGNAL NAME 100 PZ		TYPE PULL STATE			
SPI3CLK/EQEPA	36	Input	Pullup	Fixed 20 µA	Enhanced QEP Input A
SPI3nENA/EQEPB	37	Input			Enhanced QEP Input B
SPI3nCS[0]/EQEPI	38	I/O			Enhanced QEP Index
MIBSPI1nCS[1]/ EQEPS /N2HET [17]	93	I/O			Enhanced QEP Strobe

4.2.3 General-Purpose Input/Output (GPIO)

$\overline{\chi}$ 4-3. General-Purpose input/Output (GPIO)	表 4-3.	General-Purpose	Input/Output	(GPIO)
--	--------	-----------------	--------------	--------

TERMINAL		SIGNAL	RESET	PULL TYPE	DESCRIPTION
SIGNAL NAME	100 PZ	TYPE	PULL STATE		
GIOA[0]/SPI3nCS[3]	1	I/O	Pulldown	Programmable,	General-purpose input/output
GIOA[1]/SPI3nCS[2]	2			20 µA	All GPIO terminals can generate interrupts to the CPU on rising/falling/both edges
GIOA[2]/SPI3nCS[1]	5				
GIOA[3]/SPI2nCS[3]	8				
GIOA[4]/SPI2nCS[2]	9				
GIOA[5]/EXTCLKIN	10				
GIOA[6]/SPI2nCS[1]/N2HET[31]	12				
GIOA[7]/N2HET[29]	18				

4.2.4 Controller Area Network Interface Modules (DCAN1, DCAN2)

表 4-4. Controller Area Network Interface Modules (DCAN1, DCAN2)

TERMINAL		SIGNAL	RESET	PULL TYPE	DESCRIPTION	
SIGNAL NAME 100 PZ		TYPE	PULL STATE			
CAN1RX	63	I/O	Pullup	Programmable,	CAN1 Receive, or general-purpose I/O (GPIO)	
CAN1TX	62				20 μΑ	CAN1 Transmit, or GPIO
CAN2RX	92				CAN2 Receive, or GPIO	
CAN2TX	91				CAN2 Transmit, or GPIO	



4.2.5 Multibuffered Serial Peripheral Interface (MibSPI1)

表 4-5. Multibuffered	Serial	Peripheral	Interface	(MibSPI1)
	Ochai	i cripriciai	muchace	

TERMINAL		SIGNAL	RESET	PULL TYPE	DESCRIPTION
SIGNAL NAME	100 PZ	TYPE	PULL STATE		
MIBSPI1CLK	67	I/O	Pullup	Programmable,	MibSPI1 Serial Clock, or GPIO
MIBSPI1nCS[0]	73			20 µA	MibSPI1 Chip Select, or GPIO
MIBSPI1nCS[1]/EQEPS/N2HET [17]	93				
MIBSPI1nCS[2]/N2HET[20]/N2 HET[19]	27				
MIBSPI1nCS[3]/N2HET[26]	39				
MIBSPI1nENA/N2HET[23]/N2H ET[30]	68				MibSPI1 Enable, or GPIO
MIBSPI1SIMO	65				MibSPI1 Slave-In-Master-Out, or GPIO
MIBSPI1SOMI	66				MibSPI1 Slave-Out-Master-In, or GPIO

4.2.6 Standard Serial Peripheral Interface (SPI2)

TERMINAL		SIGNAL	RESET	PULL TYPE	DESCRIPTION
SIGNAL NAME	100 PZ	TYPE	PULL STATE		
SPI2CLK	71	I/O	Pullup	Programmable,	SPI2 Serial Clock, or GPIO
SPI2nCS[0]	23			20 µA	SPI2 Chip Select, or GPIO
GIOA[6]/ SPI2nCS[1] /N2HET[31]	12				
GIOA[4]/SPI2nCS[2]	9				
GIOA[3]/SPI2nCS[3]	8				
SPI2SIMO	70				SPI2 Slave-In-Master-Out, or GPIO
SPI2SOMI	69				SPI2 Slave-Out-Master-In, or GPIO
The drive strengths for the SPI2C the SPIPC9 register fo SPI2. SRS = 0 for 8-mA drive (fast). Thi SRS = 1 for 2-mA drive (slow)	LK, SPI2 s is the c	SIMO, and S	PI2SOMI sig as the SRS I	nals are selected ind	ividually by configuring the respective SRS bits of gister default to 0.
SPI3CLK/EQEPA	36	I/O	Pullup	Programmable,	SPI3 Serial Clock, or GPIO
SPI3nCS[0]/EQEPI	38			20 µA	SPI3 Chip Select, or GPIO
GIOA[2]/SPI3nCS[1]	5				
GIOA[1]/SPI3nCS[2]	2				
GIOA[0]/SPI3nCS[3]	1				
SPI3nENA/EQEPB	37				SPI3 Enable, or GPIO
SPI3SIMO	35				SPI3 Slave-In-Master-Out, or GPIO
SPI3SOMI	34				SPI3 Slave-Out-Master-In, or GPIO

表 4-6. Standard Serial Peripheral Interface (SPI2)

4.2.7 Local Interconnect Network Controller (LIN)

表 4-7. Local Interconnect Network Controller (LIN)

TERMINAL		SIGNAL	RESET	PULL TYPE	DESCRIPTION
SIGNAL NAME	100 PZ	TYPE	PULL STATE		
LINRX	94	I/O	Pullup	Programmable,	LIN Receive, or GPIO
LINTX	95			20 µA	LIN Transmit, or GPIO

4.2.8 Multibuffered Analog-to-Digital Converter (MibADC)

TERMINAL		SIGNAL TYPE	RESET	PULL TYPE	DESCRIPTION
SIGNAL NAME	100 PZ		PULL STATE		
ADEVT/N2HET[28]	58	I/O	Pullup	Programmable, 20 μΑ	ADC event trigger or GPIO
ADIN[0]	42	Input	N/A	None	Analog inputs
ADIN[1]	49				
ADIN[2]	51				
ADIN[3]	52				
ADIN[4]	54				
ADIN[5]	55				
ADIN[6]	56				
ADIN[7]	43				
ADIN[8]	57				
ADIN[9]	48				
ADIN[10]	50				
ADIN[11]	53				
ADIN[16]	40				
ADIN[17]	41				
ADIN[20]	44				
ADIN[21]	45				
VCCAD/ADREFHI	46	Input/Power	N/A	None	ADC high reference level/ADC operating supply
VSSAD/ADREFLO	47	Input/Ground	N/A	None	ADC low reference level/ADC supply ground

表 4-8. Multibuffered Analog-to-Digital Converter (MibADC)

4.2.9 System Module

表 4-9. System Module

TERMINAL		SIGNAL	RESET	PULL TYPE	DESCRIPTION
SIGNAL NAME	100 PZ	TYPE	PULL STATE		
ECLK	84	I/O	Pulldown	Programmable, 20 μΑ	External prescaled clock output, or GPIO.
GIOA[5]/EXTCLKIN	10	Input	Pulldown	20 µA	External Clock In
nPORRST	31	Input	Pulldown	100 µA	Power-on reset, cold reset External power supply monitor circuitry must drive nPORRST low when any of the supplies to the microcontroller fall out of the specified range. This terminal has a glitch filter.
nRST	81	I/O	Pullup	100 µA	The external circuitry can assert a system reset by driving nRST low. To ensure that an external reset is not arbitrarily generated, TI recommends that an external pullup resistor is connected to this terminal. This terminal has a glitch filter.

4.2.10 Error Signaling Module (ESM)

TERMINAL		SIGNAL	RESET	PULL TYPE	DESCRIPTION
SIGNAL NAME	100 PZ	TYPE	PULL STATE		
nERROR	82	I/O	Pulldown	20 µA	ESM error signal. Indicates error of high severity.

表 4-10. Error Signaling Module (ESM)

4.2.11 Main Oscillator

表 4-11. Main Oscillator

TERMINAL		SIGNAL R	RESET	PULL TYPE	E DESCRIPTION
SIGNAL NAME	100 PZ	TYPE	PULL STATE		
OSCIN	14	Input	N/A	None	From external crystal/resonator, or external clock input
OSCOUT	16	Output	N/A	None	To external crystal/resonator
KELVIN_GND	15	Input	N/A	None	Dedicated ground for oscillator

4.2.12 Test/Debug Interface

表 4-12. Test/Debug Interface

TERMINAL		SIGNAL RE	RESET	PULL TYPE	DESCRIPTION
SIGNAL NAME	100 PZ	TYPE	PULL STATE		
nTRST	76	Input	Pulldown	Fixed, 100 µA	JTAG test hardware reset
RTCK	80	Output	N/A	None	JTAG return test clock
тск	79	Input	Pulldown	Fixed, 100 µA	JTAG test clock
TDI	77	I/O	Pullup	Fixed, 100 µA	JTAG test data in
TDO	78	Output	Fixed, 100-µA Pulldown	None	JTAG test data out
TMS	75	I/O	Pullup	Fixed, 100 µA	JTAG test select
TEST	24	I/O	Pulldown	Fixed, 100 µA	Test enable. This terminal must be connected to ground directly or through a pulldown resistor.

4.2.13 Flash

表 4-13. Flash

TERMINAL		SIGNAL	RESET	PULL TYPE	DESCRIPTION
SIGNAL NAME	100 PZ	TYPE	PULL STATE		
FLTP1	3	Input	N/A	None	Flash test pins. For proper operation this terminal
FLTP2	4	Input	N/A	None	must connect only to a test pad or not be connected at all [no connect (NC)]. The test pad must not be exposed in the final product where it might be subjected to an ESD event.
VCCP	96	3.3-V Power	N/A	None	Flash external pump voltage (3.3 V). This terminal is required for both flash read and flash program and erase operations.

4.2.14 Core Supply

TERMINAL		SIGNAL	RESET	PULL TYPE	DESCRIPTION
SIGNAL NAME	100 PZ	TYPE	STATE		
VCC	13	1.2-V	N/A	None	Digital logic and RAM supply
VCC	21	Power			
VCC	30				
VCC	32				
VCC	61				
VCC	88				
VCC	99				

表 4-14. Core Supply

4.2.15 I/O Supply

表 4-15. I/O Supply

TERMINAL		SIGNAL	RESET	PULL TYPE	DESCRIPTION
SIGNAL NAME	100 PZ	TYPE	PULL STATE		
VCCIO	6	3.3-V	N/A	None	I/O supply
VCCIO	28	Power			
VCCIO	60				
VCCIO	85				

4.2.16 Core and I/O Supply Ground Reference

表 4-16. Core and I/O Supply Ground Reference

TERMINAL		SIGNAL	RESET	PULL TYPE	DESCRIPTION
SIGNAL NAME	100 PZ	TYPE	PULL STATE		
VSS	7	Ground	N/A	None	Device Ground Reference. This is a single
VSS	17				ground reference for all supplies except for the
VSS	20				
VSS	29				
VSS	33				
VSS	59				
VSS	72				
VSS	86				
VSS	87				
VSS	100				



4.3 Output Multiplexing and Control

Output multiplexing will be used in the device. The multiplexing is used to allow development of additional package and feature combinations as well as to maintain pinout compatibility with the marketing device family.

In all cases indicated as multiplexed, the output buffers are multiplexed.

4.3.1 Notes on Output Multiplexing

 \pm 4-17 shows the output signal multiplexing and control signals for selecting the desired functionality for each pin.

- The pins default to the signal defined by the DEFAULT FUNCTION column in otar 4-17
- The CONTROL 1, CONTROL 2, and CONTROL 3 columns indicate the multiplexing control register and the bit that must be set in order to select the corresponding functionality to be output on any particular pin.
 For example, consider the multiplexing on pin 18, shown in 表 4-18.

100 PZ PIN	DEFAULT FUNCTION	CONTROL 1	OPTION2	CONTROL 2	OPTION 3	CONTROL 3
1	GIOA[0]	PINMMR0[8]	SPI3nCS[3]	PINMMR0[9]	-	-
2	GIOA[1]	PINMMR1[0]	SPI3nCS[2]	PINMMR1[1]	_	-
5	GIOA[2]	PINMMR1[8]	SPI3nCS[1]	PINMMR1[9]	-	-
8	GIOA[3]	PINMMR1[16]	SPI2nCS[3]	PINMMR1[17]	-	-
9	GIOA[4]	PINMMR1[24]	SPI2nCS[2]	PINMMR1[25]	-	-
10	GIOA[5]	PINMMR2[0]	EXTCLKIN	PINMMR2[1]	-	-
12	GIOA[6]	PINMMR2[8]	SPI2nCS[1]	PINMMR2[9]	N2HET[31]	PINMMR2[10]
18	GIOA[7]	PINMMR2[16]	N2HET[29]	PINMMR2[17]	-	-
93	MIBSPI1nCS[1]	PINMMR6[8]	EQEPS	PINMMR6[9]	N2HET[17]	PINMMR6[10]
27	MIBSPI1nCS[2]	PINMMR3[0]	N2HET[20]	PINMMR3[1]	N2HET[19]	PINMMR3[2]
39	MIBSPI1nCS[3]	PINMMR4[8]	N2HET[26]	PINMMR4[9]	-	-
68	MIBSPI1nENA	PINMMR5[8]	N2HET[23]	PINMMR5[9]	N2HET[30]	PINMMR5[10]
36	SPI3CLK	PINMMR3[16]	EQEPA	PINMMR3[17]	-	-
38	SPI3nCS[0]	PINMMR4[0]	EQEPI	PINMMR4[1]	-	-
37	SPI3nENA	PINMMR3[24]	EQEPB	PINMMR3[25]	_	_
58	ADEVT	PINMMR4[16]	N2HET[28]	PINMMR4[17]	_	_

表 4-17. Output Mux Options

表 4-18. Muxing Example

100 PZ PIN	DEFAULT FUNCTION	CONTROL 1	OPTION2	CONTROL 2	OPTION 3	CONTROL 3
18	GIOA[7]	PINMMR2[16]	N2HET[29]	PINMMR2[17]	-	-

• When GIOA[7] is configured as an output pin in the GPIO module control register, then the programmed output level appears on pin 18 by default. The PINMMR2[16] bit is set by default to indicate that the GIOA[7] signal is selected to be output.

- If the application must output the N2HET[29] signal on pin 18, it must clear PINMMR2[16] and set PINMMR2[17].
- The pin is connected as input to both the GPIO and N2HET modules. That is, there is no input multiplexing on this
 pin.

4.3.2 General Rules for Multiplexing Control Registers

- The PINMMR control registers can only be written in privileged mode. A write in a nonprivileged mode will generate an error response.
- If the application writes all 0s to any PINMMR control register, then the default functions are selected for the affected pins.
- Each byte in a PINMMR control register is used to select the functionality for a given pin. If the application sets more than 1 bit within a byte for any pin, then the default function is selected for this pin.
- Some bits within the PINMMR registers could be associated with internal pads that are not brought out in the 100pin package. As a result, bits marked reserved should not be written as 1.

4.4 Special Multiplexed Options

Special controls are implemented to affect particular functions on this microcontroller. These controls are described in this section.

4.4.1 Filtering for eQEP Inputs

4.4.1.1 eQEPA Input

- When PINMMR8[0] = 1, the eQEPA input is double-synchronized using VCLK.
- When PINMMR8[0] = 0 and PINMMR8[1] = 1, the eQEPA input is double-synchronized and then qualified through a fixed 6-bit counter using VCLK.
- PINMMR8[0] = 0 and PINMMR8[1] = 0 is an illegal combination and behavior defaults to PINMMR8[0] = 1.

4.4.1.2 eQEPB Input

- When PINMMR8[8] = 1, the eQEPB input is double-synchronized using VCLK.
- When PINMMR8[8] = 0 and PINMMR8[9] = 1, the eQEPB input is double-synchronized and then qualified through a fixed 6-bit counter using VCLK.
- PINMMR8[8] = 0 and PINMMR8[9] = 0 is an illegal combination and behavior defaults to PINMMR8[8] = 1.

4.4.1.3 eQEPI Input

- When PINMMR8[16] = 1, the eQEPI input is double-synchronized using VCLK.
- When PINMMR8[16] = 0 and PINMMR8[17] = 1, the eQEPI input is double-synchronized and then qualified through a fixed 6-bit counter using VCLK.
- PINMMR8[16] = 0 and PINMMR8[17] = 0 is an illegal combination and behavior defaults to PINMMR8[16] = 1.

4.4.1.4 eQEPS Input

- When PINMMR8[24] = 1, the eQEPS input is double-synchronized using VCLK.
- When PINMMR8[24] = 0 and PINMMR8[25] = 1, the eQEPS input is double-synchronized and then qualified through a fixed 6-bit counter using VCLK.
- PINMMR8[24] = 0 and PINMMR8[25] = 0 is an illegal combination and behavior defaults to PINMMR8[24] = 1.

4.4.2 N2HET PIN_nDISABLE Input Port

- When PINMMR9[0] = 1, GIOA[5] is connected directly to N2HET PIN_nDISABLE input of the N2HET module.
- When PINMMR9[0] = 0 and PINMMR9[1] = 1, EQEPERR is inverted and double-synchronized using VCLK before connecting directly to the N2HET PIN_nDISABLE input of the N2HET module.
- PINMMR9[0] = 0 and PINMMR9[1] = 0 is an illegal combination and behavior defaults to PINMMR9[0] = 1.



5 Specifications

5.1 Absolute Maximum Ratings⁽¹⁾

Over Operating Free-Air Temperature Range

		MIN	MAX	UNIT
	V _{CC} ⁽²⁾	-0.3	1.43	
Supply voltage	V _{CCIO} , V _{CCP} ⁽²⁾	-0.3	4.6	V
	V _{CCAD}	-0.3	4.6	
Input voltage	All input pins	-0.3	4.6	V
input voltage	ADC input pins	-0.3	4.6	v
Input clamp current	I_{IK} (V _I < 0 or V _I > V _{CCIO}) All pins, except ADIN[21:20,17:16,11:0]	-20	20	
	I _{IK} (V _I < 0 or V _I > V _{CCAD}) ADIN[21:20,17:16,11:0]	-10	10	mA
	Total	-40	40	
Operating free-air temperature, T_A		-40	125	°C
Operating junction temperature, T _J		-40	150	°C
Latch-up performance I-test, All I/O pins		-100	100	mA
Storage temperature, T _{st}	9	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to their associated grounds.

5.2 ESD Ratings

				VALUE	UNIT
		Human Body Model (HBM), per AEC Q100-002 ⁽¹⁾			kV
V _(ESD)	Electrostatic discharge (ESD) performance:	Charged Davias Model (CDM)	All pins except corner pins	±500	V
		per AEC Q100-011	Corner pins (1, 25, 26, 50, 51, 75, 76, 100)	±750	V

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Power-On Hours (POH)⁽¹⁾⁽²⁾

NOMINAL CORE VOLTAGE (V _{CC})	JUNCTION TEMPERATURE (Tj)	LIFETIME POH
1.2	105⁰C	100K

(1) This information is provided solely for your convenience and does not extend or modify the warranty provided under TI's standard terms and conditions for TI semiconductor products.

(2) To avoid significant degradation, the device power-on hours (POH) must be limited to those specified in this table. To convert to equivalent POH for a specific temperature profile, see the Calculating Equivalent Power-on-Hours for Hercules Safety MCUs Application Report (SPNA207).

Recommended Operating Conditions⁽¹⁾ 5.4

		MIN	NOM	MAX	UNIT
V _{CC}	Digital logic supply voltage (Core)	1.14	1.2	1.32	V
V _{CCIO}	Digital logic supply voltage (I/O)	3	3.3	3.6	V
V _{CCAD /} V _{ADREFHI}	MibADC supply voltage / A-to-D high-voltage reference source	3	3.3	3.6	V
V _{CCP}	Flash pump supply voltage	3	3.3	3.6	V
V _{SS}	Digital logic supply ground		0		V
V _{SSAD /} V _{ADREFLO}	MibADC supply ground / A-to-D low-voltage reference source	-0.1		0.1	V
V _{SLEW}	Maximum positive slew rate for V_{CCIO},V_{CCAD} and V_{CCP} supplies			1	V/µs
T _A	Operating free-air temperature	-40		125	°C
TJ	Operating junction temperature ⁽²⁾	-40		150	°C

All voltages are with respect to V_{SS}, except V_{CCAD}, which is with respect to V_{SSAD}
 Reliability data is based upon a temperature profile that is equivalent to 100,000 power-on hours at 105°C junction temperature.

Switching Characteristics Over Recommended Operating Conditions for Clock Domains 5.5

表 5-1. Clock Domains Timing Specifications

	PARAMETER	CONDITIONS	MIN MAX	UNIT
f _{HCLK}	HCLK - System clock frequency		80	MHz
f _{GCLK}	GCLK - CPU clock frequency (ratio f_{GCLK} : f_{HCLK} = 1:1)		fhclk	MHz
f _{VCLK}	VCLK - Primary peripheral clock frequency		80	MHz
f _{VCLK2}	VCLK2 - Secondary peripheral clock frequency		80	MHz
f _{VCLKA1}	VCLKA1 - Primary asynchronous peripheral clock frequency		80	MHz
f _{RTICLK}	RTICLK - clock frequency		f _{VCLK}	MHz



5.6 Wait States Required

The TCM RAM can support program and data fetches at full CPU speed without any address or data wait states required. There are no registers which need to be programmed for RAM wait states.

The TCM flash can support zero address and data wait states up to a CPU speed of 45 MHz in nonpipelined mode. The flash supports a maximum CPU clock speed of 80 MHz in pipelined mode with no address wait states and one data wait state.

The proper wait states should be set in the register fields *Address Setup Wait State Enable* (ASWSTEN 0xFFF87000[4]), *Random Wait states* (RWAIT 0xFFF87000[11:8]), and *Emulation Wait states* (EWAIT 0xFFF872B8[19:16]) as shown in 8 5-1.



The flash wrapper defaults to nonpipelined mode with address wait states disabled, ASWSTEN=0; the main memory random-read data wait state, RWAIT=1; and the emulation memory random-read wait states, EWAIT=1.

TMS570LS0432, TMS570LS0332

ZHCSA84C-OCTOBER 2012-REVISED MAY 2018



5.7 **Power Consumption**

Over Recommended Operating Conditions

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	V _{CC} digital supply current (operating mode)	f_{HCLK} = 80 MHz f_{VCLK} = 80 MHz, Flash in pipelined mode, V _{CCmax}			135 ⁽¹⁾	mA
	V _{CC} digital supply current (LBIST mode)	LBIST clock rate = 45 MHz			145 ⁽²⁾⁽³⁾	
	V _{CC} digital supply current (PBIST mode)	PBIST ROM clock frequency = 80 MHz			135 (2)(3)	
Iccrefhi + Iccad + Iccio + Iccp		$ \begin{array}{l} V_{ADREFHI} = V_{ADREFHImax} \\ V_{CCAD} = V_{CCADmax} \\ V_{CCIO} = V_{CCIOmax}, \text{ No Load} \\ \text{on output pins} \\ V_{CCP} = V_{CCPmax}, \text{ Reading} \\ \text{from flash} \end{array} $			48	
	Sum of Flash, IO and ADC 3.3V supply currents	$\label{eq:VADREFHI} \begin{array}{l} V_{ADREFHI} = V_{ADREFHImax} \\ V_{CCAD} = V_{CCADmax} \\ V_{CCIO} = V_{CCIOmax}, \mbox{ No Load} \\ \mbox{on output pins} \\ V_{CCP} = V_{CCPmax}, \mbox{ Reading} \\ \mbox{from one bank of flash while} \\ \mbox{programming or erasing} \\ \mbox{another bank} \end{array}$			68	mA

(1) The maximum I_{CC}, value can be derated
 Inearly with voltage

by 0.76 mA/MHz for lower operating frequency when f_{HCLK}= f_{VCLK}
 for lower junction temperature by the equation below where T_{JK} is the junction temperature in Kelvin and the result is in milliamperes.
 60 - 0.001 e^{0.026 T}_{JK}
 (2) The maximum I_{CC,} value can be derated
 linearly with voltage
 for lower junction temperature by the equation below where T is the junction temperature in Kelvin and the result is in milliamperes.

for lower junction temperature by the equation below where T_{JK} is the junction temperature in Kelvin and the result is in milliamperes. 60 - 0.001 e^{0.026 T}_{JK}

(3) LBIST and PBIST currents are for a short duration, typically less than 10 ms. They are usually ignored for thermal calculations for the device and the voltage regulator

5.8 Thermal Resistance Characteristics for PZ

 $\frac{1}{8}$ 5-2 shows the thermal resistance characteristics for the PQFP - PZ mechanical packages.

表 5-2. Thermal Resistance Characteristics (S-PQFP Package) [PZ]

PARAMETER	°C/W
$R_{ heta JA}$	48
R _{θJC}	5

5.9 Input/Output Electrical Characteristics⁽¹⁾

Over Recommended Operating Conditions

PARAMETER			TEST CONDITIONS	MIN	TYP MAX	UNIT
V _{hys}	Input hysteresis	All inputs		180		mV
VIL	Low-level input voltage	All inputs ⁽²⁾		-0.3	0.8	V
V _{IH}	High-level input voltage	All inputs ⁽²⁾		2	V _{CCIO} + 0.3	V
			I _{OL} = I _{OLmax}		0.2 V _{CCIO}	
V _{OL}	Low-level output voltage		$I_{OL} = 50 \ \mu A$, standard output mode		0.2	V
			$I_{OH} = I_{OHmax}$	0.8 V _{CCIO}		
V _{OH} High-level output voltage			I _{OH} = 50 μA, standard output mode	V _{CCIO} - 0.3		V
I _{IC}	nput clamp current (I/O pins)		$V_{I} < V_{SSIO}$ - 0.3 or V_{I} > V_{CCIO} + 0.3	-3.5	3.5	mA
		I _{IH} 20-µA pulldown	$V_{I} = V_{CCIO}$	5	40	
		I _{IH} 100-µA pulldown	$V_{I} = V_{CCIO}$	40	195	
1.	Input current (I/O pins)	I _{IL} 20-µA pullup	$V_{I} = V_{SS}$	-40	-5	цΑ
1		I _{IL} 100-µA pullup	$V_I = V_{SS}$	-195	-40	μ.,
		All other pins	No pullup or pulldown	-1	1	
CI	Input capacitance				2	pF
Co	Output capacitance				3	pF

(1) Source currents (out of the device) are negative while sink currents (into the device) are positive.

(2) This does not apply to the nPORRST pin.

5.10 Output Buffer Drive Strengths

LOW-LEVEL OUTPUT CURRENT, I _{OL} for V _I =V _{OLmax} or HIGH-LEVEL OUTPUT CURRENT, I _{OH} for V _I =V _{OHmin}	SIGNALS
	EQEPI, EQEPS,
8 mA	TMS, TDI, TDO, RTCK,
	nERROR
	TEST,
4 mA	MIBSPI1SIMO, MIBSPI1SOMI, MIBSPI1CLK, SPI3CLK, SPI3SIMO, SPI3SOMI,
	nRST
	AD1EVT,
	CAN1RX, CAN1TX, CAN2RX, CAN2TX,
	GIOA[0-7],
2 mA zero-dominant	LINRX, LINTX,
	MIBSPI1nCS[0-3], MIBSPI1nENA
	N2HET[0], N2HET[2], N2HET[4], N2HET[6], N2HET[8], N2HET[10], N2HET[12], N2HET[14], N2HET[16], N2HET[18], N2HET[22], N2HET[24],
	SPI2nCS[0-3], SPI3nENA, SPI3nCS[0]
	ECLK,
selectable 8 mA/ 2 mA	SPI2CLK, SPI2SIMO, SPI2SOMI
	The default output buffer drive strength is 8 mA for these signals.

表 5-3. Output Buffer Drive Strengths

表 5-4. Selectable 8 mA/ 2 mA Control

SIGNAL	CONTROL BIT	ADDRESS	8 mA	2 mA
ECLK	SYSPC10[0]	0xFFFF FF78	0	1
SPI2CLK	SPI2PC9[9]	0xFFF7 F668	0	1
SPI2SIMO	SPI2PC9[10]	0xFFF7 F668	0	1
SPI2SOMI	SPI2PC9[11] ⁽¹⁾	0xFFF7 F668	0	1

(1) Either SPI2PC9[11] or SPI2PC9[24] can change the output strength of the SPI2SOMI pin. In case of a 32-bit write where these 2 bits differ, SPI2PC9[11] determines the drive strength.



5.11 Input Timings



图 5-2. TTL-Level Inputs

${\it ${\rm ${\rm ξ}}$}$ 5-5. Timing Requirements for ${\rm Inputs}^{(1)}$

		MIN MA	K UNIT
t _{pw}	Input minimum pulse width	t _{c(VCLK)} + 10 ⁽²⁾	ns

(1)

 $\begin{array}{l} t_{c(VCLK)} = \text{peripheral VBUS clock cycle time} = 1 \ / \ f_{(VCLK)} \\ \text{The timing shown in } \boxed{\$} \ 5\text{-}2 \ \text{is only valid for pin used in GIO mode.} \end{array}$ (2)

5.12 Output Timings

|--|

	PARA	METER		MIN MAX	UNIT
			CL = 15 pF	2.5	
Rise time, t _r		CL =		4	1
			CL = 100 pF	7.2	
			CL = 150 pF	12.5	-
	8-mA pins		CL = 15 pF	2.5	ns
			CL = 50 pF	4	
Fail time, t _f			CL = 100 pF	7.2	-
		-		12.5	
			CL = 15 pF	5.6	
Diag time, t			CL = 50 pF	10.4	-
Rise time, t _r			CL = 100 pF	16.8	-
			CL = 150 pF	23.2	20
	4-mA pins		CL = 15 pF	5.6	115
Fall time, t			CL= 50 pF	10.4	
Fair unie, _f				16.8	
			CL = 150 pF	23.2	
		- 2-mA-z pins		8	ns
Rise time, t _r				15	
				23	
	$2 - mA_{-7}$ pipe			33	
				8	
Fall time to				15	
				23	
			CL = 150 pF	33	
			CL = 15 pF	2.5	
Rise time t			CL = 50 pF	4	
			CL = 100 pF	7.2	
		8-mA mode	CL = 150 pF	12.5	
Fall time, t _f			CL = 15 pF	2.5	
			CL = 50 pF	4	
			CL = 100 pF	7.2	
	Selectable 8-mA/ 2-mA-z		CL = 150 pF	12.5	ns
Rise time t	pins		CL = 15 pF	8	110
			CL = 50 pF	15	-
			CL = 100 pF	23	
		2-mA-z mode	CL = 150 pF	33	
		2-mA-z mode	CL = 15 pF	8	
Fall time te			CL = 50 pF	15	
. an anio, q			CL = 100 pF	23	-
		CL = 150 pF	33		



表 5-7. Timing Requirements for Outputs⁽¹⁾

	PARAMETER	MIN	MAX	UNIT
t _{d(parallel_out)}	Delay between low-to-high, or high-to-low transition of general-purpose output signals that can be configured by an application in parallel, for example, all signals in a GIOA port, or all N2HET signals.		5	ns

(1) This specification does not account for any output buffer drive strength differences or any external capacitive loading differences. Check 表 5-3 for output buffer drive strength information on each signal.

6 System Information and Electrical Specifications

6.1 Voltage Monitor Characteristics

A voltage monitor is implemented on this device. The purpose of this voltage monitor is to eliminate the requirement for a specific sequence when powering up the core and I/O voltage supplies.

6.1.1 Important Considerations

- The voltage monitor does not eliminate the need of a voltage supervisor circuit to ensure that the device is held in reset when the voltage supplies are out of range.
- The voltage monitor only monitors the core supply (VCC) and the I/O supply (VCCIO). The other supplies are not monitored by the VMON. For example, if the VCCAD or VCCP are supplied from a source different from that for VCCIO, then there is no internal voltage monitor for the VCCAD and VCCP supplies.

6.1.2 Voltage Monitor Operation

The voltage monitor generates the Power Good MCU signal (PGMCU) as well as the I/Os Power Good I/O signal (PGIO) on the device. During power up or power down, the PGMCU and PGIO are driven low when the core or I/O supplies are lower than the specified minimum monitoring thresholds. The PGIO and PGMCU being low isolates the core logic as well as the I/O controls during the power up or power down of the supplies. This allows the core and I/O supplies to be powered up or down in any order.

When the voltage monitor detects a low voltage on the I/O supply, it will assert a power-on reset. When the voltage monitor detects an out-of-range voltage on the core supply, it asynchronously makes all output pins high impedance, and asserts a power-on reset. The voltage monitor is disabled when the device enters a low power mode.

The VMON also incorporates a glitch filter for the nPORRST input. Refer to $\ddagger 6.2.3.1$ for the timing information on this glitch filter.

	PARAMETER		MIN	ТҮР	MAX	UNIT
V _{MON}		VCC low - VCC level below this threshold is detected as too low.	0.75	0.9	1.13	
	Voltage monitoring	VCC high - VCC level above this threshold is detected as too high.	1.40	1.7	2.1	V
	thresholds .	VCCIO low - VCCIO level below this threshold is detected as too low.	1.85	2.4	2.9	

表 6-1. Voltage Monitoring Specifications

6.1.3 Supply Filtering

The VMON has the capability to filter glitches on the VCC and VCCIO supplies.

 $\frac{1}{8}$ 6-2 shows the characteristics of the supply filtering. Glitches in the supply larger than the maximum specification cannot be filtered.

PARAMETER	MIN MAX	UNIT
Width of glitch on VCC that can be filtered	250 1000	ns
Width of glitch on VCCIO that can be filtered	250 1000	ns

表 6-2. VMON Supply Glitch Filtering Capability



6.2 Power Sequencing and Power-On Reset

6.2.1 Power-Up Sequence

There is no timing dependency between the ramp of the VCCIO and the VCC supply voltage. The powerup sequence starts with the I/O voltage rising above the minimum I/O supply threshold, (for more details, see $\gtrsim 6-4$), core voltage rising above the minimum core supply threshold, and the release of power-on reset. The high-frequency oscillator will start up first and its amplitude will grow to an acceptable level. The oscillator start-up time is dependent on the type of oscillator and is provided by the oscillator vendor. The different supplies to the device can be powered up in any order.

During power up, the device goes through the sequential phases listed in $\frac{1}{8}$ 6-3.

表 6-3. Power-Up Phases

Oscillator start-up and validity check	1032 oscillator cycles
eFuse autoload	1160 oscillator cycles
Flash pump power up	688 oscillator cycles
Flash bank power up	617 oscillator cycles
Total	3497 oscillator cycles

The CPU reset is released at the end of this sequence and fetches the first instruction from address 0x00000000.

6.2.2 Power-Down Sequence

The different supplies to the device can be powered down in any order.

6.2.3 Power-On Reset: nPORRST

This reset must be asserted by an external circuitry whenever the I/O or core supplies are outside the recommended range. This signal has a glitch filter on it. It also has an internal pulldown.

6.2.3.1 nPORRST Electrical and Timing Requirements

NO.		PARAMETER	MIN	MAX	UNIT
	V _{CCPORL}	V _{CC} low supply level when nPORRST must be active during power up		0.5	V
	V _{CCPORH}	V _{CC} high supply level when nPORRST must remain active during power up and become active during power down	1.14		V
	V _{CCIOPORL}	V_{CCIO} / V_{CCP} low supply level when <code>nPORRST</code> must be active during power up		1.1	V
	V _{CCIOPORH}	V_{CCIO} / V_{CCP} high supply level when nPORRST must remain active during power up and become active during power down	3.0		V
	V _{IL(PORRST)}	Low-level input voltage of nPORRST $V_{CCIO} > 2.5 V$		0.2 * V _{CCIO}	V
		Low-level input voltage of nPORRST V_{CCIO} < 2.5 V		0.5	V
3	t _{su(PORRST)}	Setup time, nPORRST active before V_{CCIO} and V_{CCP} > $V_{CCIOPORL}$ during power up	0		ms
6	t _{h(PORRST)}	Hold time, nPORRST active after $V_{CC} > V_{CCPORH}$	1		ms
7	t _{su(PORRST)}	Setup time, nPORRST active before $V_{CC} < V_{CCPORH}$ during power down	2		μs
8	t _{h(PORRST)}	Hold time, nPORRST active after V_{CCIO} and $V_{CCP} > V_{CCIOPORH}$	1		ms
9	t _{h(PORRST)}	Hold time, nPORRST active after $V_{CC} < V_{CCPORL}$	0		ms
	t _{f(nPORRST)}	Filter time nPORRST pin; Pulses less than MIN will be filtered out, pulses greater than MAX will generate a reset.	475	2000	ns

表 6-4. Electrical Requirements for nPORRST



Note: There is no timing dependency between the ramp of the V_{cclo} and the V_{cc} supply voltage; this is just an example.

图 6-1. nPORRST Timing Diagram



6.3 Warm Reset (nRST)

This is a bidirectional reset signal. The internal circuitry drives the signal low on detecting any device reset condition. An external circuit can assert a device reset by forcing the signal low. On this terminal, the output buffer is implemented as an open drain (drives low only). To ensure an external reset is not arbitrarily generated, TI recommends that an external pullup resistor is connected to this terminal.

This terminal has a glitch filter. It also has an internal pullup

6.3.1 Causes of Warm Reset

表 6-5. Causes of Warm Reset

DEVICE EVENT	SYSTEM STATUS FLAG
Power-up reset	Exception Status Register, bit 15
Oscillator fail	Global Status Register, bit 0
PLL slip	Global Status Register, bits 8 and 9
Watchdog exception / Debugger reset	Exception Status Register, bit 13
CPU Reset (driven by the CPU STC)	Exception Status Register, bit 5
Software reset	Exception Status Register, bit 4
External reset	Exception Status Register, bit 3

6.3.2 nRST Timing Requirements

表 6-6. nRST Timing Requirements

		MIN	MAX	UNIT	
+	Valid time, nRST active after nPORRST inactive	2256t _{c(OSC)} ⁽¹⁾			
^I v(RST)	Valid time, nRST active (all other system reset conditions)	32t _{c(VCLK)}		ns	
t _{f(nRST)}	Filter time nRST pin; Pulses less than MIN will be filtered out, pulses greater than MAX will generate a reset	475	2000	ns	

(1) Assumes the oscillator has started up and stabilized before nPORRST is released.



6.4 ARM Cortex-R4 CPU Information

6.4.1 Summary of ARM Cortex-R4 CPU Features

The features of the ARM Cortex-R4 CPU include:

- An integer unit with integral Embedded ICE-RT logic.
- High-speed Advanced Microprocessor Bus Architecture (AMBA) Advanced eXtensible Interfaces (AXI) for Level two (L2) master and slave interfaces.
- Dynamic branch prediction with a global history buffer, and a 4-entry return stack
- Low interrupt latency.
- Nonmaskable interrupt.
- A Harvard Level one (L1) memory system with:
 - Tightly Coupled Memory (TCM) interfaces with support for error correction or parity checking memories
 - ARMv7-R architecture Memory Protection Unit (MPU) with 8 regions
- Dual core logic for fault detection in safety-critical applications.
- An L2 memory interface:
 - Single 64-bit master AXI interface
 - 64-bit slave AXI interface to TCM RAM blocks
- A debug interface to a CoreSight Debug Access Port (DAP).
- Six Hardware Breakpoints
- Two Watchpoints
- A Perfomance Monitoring Unit (PMU)
- A Vectored Interrupt Controller (VIC) port.

For more information on the ARM Cortex-R4 CPU, see www.arm.com.

6.4.2 ARM Cortex-R4 CPU Features Enabled by Software

The following CPU features are disabled on reset and must be enabled by the application if required.

- ECC On Tightly Coupled Memory (TCM) Accesses
- Hardware Vectored Interrupt (VIC) Port
- Memory Protection Unit (MPU)

6.4.3 Dual Core Implementation

The device has two Cortex-R4 cores, where the output signals of both CPUs are compared in the CCM-R4 unit. To avoid common mode impacts the signals of the CPUs to be compared are delayed by 2 clock cycles as shown in $\boxed{8}$ 6-3.

The CPUs have a diverse CPU placement given by following requirements:

- Different orientation; for example, CPU1 = "north" orientation, CPU2 = "flip west" orientation
- Dedicated guard ring for each CPU







6.4.4 Duplicate clock tree after GCLK

The CPU clock domain is split into two clock trees, one for each CPU, with the clock of the 2nd CPU running at the same frequency and in phase to the clock of CPU1. See 8 6-3.

6.4.5 ARM Cortex-R4 CPU Compare Module (CCM) for Safety

This device has two ARM Cortex-R4 CPU cores, where the output signals of both CPUs are compared in the CCM-R4 unit. To avoid common mode impacts the signals of the CPUs to be compared are delayed in a different way as shown in 图 6-3.



图 6-3. Dual Core Implementation

To avoid an erroneous CCM-R4 compare error, the application software must initialize the registers of both CPUs before the registers are used, including function calls where the register values are pushed onto the stack.

6.4.6 CPU Self-Test

The CPU STC (Self-Test Controller) is used to test the two Cortex-R4 CPU Cores using the Deterministic Logic BIST Controller as the test engine.

The main features of the self-test controller are:

- Ability to divide the complete test run into independent test intervals
- · Capable of running the complete test or running a few intervals at a time
- Ability to continue from the last executed interval (test set) or to restart from the beginning (first test set)
- Complete isolation of the self-tested CPU core from the rest of the system during the self-test run
- Ability to capture the failure interval number
- Timeout counter for the CPU self-test run as a fail-safe feature

6.4.6.1 Application Sequence for CPU Self-Test

- 1. Configure clock domain frequencies.
- 2. Select the number of test intervals to be run.
- 3. Configure the timeout period for the self-test run.
- 4. Save the CPU state if required
- 5. Enable self-test.
- 6. Wait for CPU reset.
- 7. In the reset handler, read CPU self-test status to identify any failures.
- 8. Retrieve CPU state if required.

For more information, see the TMS570LS04x/03x 16/32-Bit RISC Flash Microcontroller Technical Reference Manual (SPNU517).

6.4.6.2 CPU Self-Test Clock Configuration

The maximum clock rate for the self-test is 45 MHz. The STCCLK is divided down from the CPU clock, when necessary. This divider is configured by the STCCLKDIV register at address 0xFFFFE108.

6.4.6.3 CPU Self-Test Coverage

 $\frac{1}{8}$ 6-7 shows CPU test coverage achieved for each self-test interval. It also lists the cumulative test cycles. The test time can be calculated by multiplying the number of test cycles with the STC clock period.

INTERVALS	TEST COVERAGE, %	TEST CYCLES
0	0	0
1	60.06	1365
2	68.71	2730
3	73.35	4095
4	76.57	5460
5	78.7	6825
6	80.4	8190
7	81.76	9555
8	82.94	10920
9	83.84	12285
10	84.58	13650
11	85.31	15015
12	85.9	16380
13	86.59	17745
14	87.17	19110
15	87.67	20475
16	88.11	21840
17	88.53	23205
18	88.93	24570
19	89.26	25935
20	89.56	27300
21	89.86	28665
22	90.1	30030
23	90.36	31395
24	90.62	32760

表 6-7. CPU Self-Test Coverage



INTERVALS	TEST COVERAGE, %	TEST CYCLES
25	90.86	34125
26	91.06	35490

表 6-7. CPU Self-Test Coverage (continued)

6.5 Clocks

6.5.1 Clock Sources

The table below lists the available clock sources on the device. Each of the clock sources can be enabled or disabled using the CSDISx registers in the system module. The clock source number in the table corresponds to the control bit in the CSDISx register for that clock source.

The table also shows the default state of each clock source.

表	6-8.	Available	Clock	Sources
---	------	-----------	-------	---------

CLOCK SOURCE NO.	NAME	DESCRIPTION	DEFAULT STATE
0	OSCIN	Main Oscillator	Enabled
1	PLL1	Output From PLL1	Disabled
2	Reserved	Reserved	Disabled
3	EXTCLKIN1	External Clock Input #1	Disabled
4	CLK80K	Low-Frequency Output of Internal Reference Oscillator	Enabled
5	CLK10M	High-Frequency Output of Internal Reference Oscillator	Enabled
6	Reserved	Reserved	Disabled
7	Reserved	Reserved	Disabled

6.5.1.1 Main Oscillator

The oscillator is enabled by connecting the appropriate fundamental resonator/crystal and load capacitors across the external OSCIN and OSCOUT pins as shown in 8 6-4. The oscillator is a single stage inverter held in bias by an integrated bias resistor. This resistor is disabled during leakage test measurement and low power modes.

TI strongly encourages each customer to submit samples of the device to the resonator/crystal vendors for validation. The vendors are equipped to determine what load capacitors will best tune their resonator/crystal to the microcontroller device for optimum start-up and operation over temperature/voltage extremes.

An external oscillator source can be used by connecting a 3.3 V clock signal to the OSCIN pin and leaving the OSCOUT pin unconnected (open) as shown in $\boxed{8}$ 6-4.



Note A: The values of C1 and C2 should be provided by the resonator/crystal vendor. Note B: Kelvin_GND should not be connected to any other GND when used with a crystal; however, when used with an external clock source, Kelvin_GND may be tied to VSS.

图 6-4. Recommended Crystal/Clock Connection

6.5.1.1.1 Timing Requirements for Main Oscillator

	PARAMETER	MIN	TYP MAX	UNIT
tc(OSC)	Cycle time, OSCIN (when using a sine-wave input)	50	200	ns
tc(OSC_SQR)	Cycle time, OSCIN, (when input to the OSCIN is a square wave)	50	200	ns
tw(OSCIL)	Pulse duration, OSCIN low (when input to the OSCIN is a square wave)	15		ns
tw(OSCIH)	Pulse duration, OSCIN high (when input to the OSCIN is a square wave)	15		ns

表 6-9. Timing Requirements for Main Oscillator

6.5.1.2 Low-Power Oscillator

The Low-Power Oscillator (LPO) is comprised of two oscillators — HF LPO and LF LPO.

6.5.1.2.1 Features

The main features of the LPO are:

- Supplies a clock at extremely low power for power-saving modes. This is connected as clock source # 4 of the Global Clock Module.
- Supplies a high-frequency clock for nontiming-critical systems. This is connected as clock source # 5 of the Global Clock Module.
- Provides a comparison clock for the crystal oscillator failure detection circuit.





8 6-5 shows a block diagram of the internal reference oscillator. This is an LPO and provides two clock sources: one nominally 80 kHz and one nominally 10 MHz.

6.5.1.2.2 LPO Electrical and Timing Specifications

	PARAMETER	MIN	TYP	MAX	UNIT
Clock Detection	Oscillator fail frequency - lower threshold, using untrimmed LPO output	1.375	2.4	4.875	MHz
Clock Delection	Oscillator fail frequency - higher threshold, using untrimmed LPO output	22	38.4	78	
	Untrimmed frequency	5.5	9	19.5	MHz
	Trimmed frequency	8	9.6	11	MHz
LPO - HF oscillator (f _{HFLPO})	Start-up time from STANDBY (LPO BIAS_EN High for at least 900 $\mu s)$			10	μs
	Cold start-up time			900	μs
	Untrimmed frequency	36	85	180	kHz
LPO - LF oscillator (f _{LFLPO})	Start-up time from STANDBY (LPO BIAS_EN High for at least 900 $\mu s)$			100	μs
	Cold start-up time			2000	μs

6.5.1.3 Phase Locked Loop (PLL) Clock Modules

The PLL is used to multiply the input frequency to some higher frequency.

The main features of the PLL are:

- Frequency modulation can be optionally superimposed on the synthesized frequency of PLL.
- Configurable frequency multipliers and dividers.
- Built-in PLL Slip monitoring circuit.
- Option to reset the device on a PLL slip detection.

6.5.1.3.1 Block Diagram

图 6-6 shows a high-level block diagram of the PLL macro on this microcontroller.



图 6-6. PLL Block Diagram

6.5.1.3.2 PLL Timing Specifications

表 6-11. PLL Timing Specifications

	PARAMETER	MIN	MAX	UNIT
f _{INTCLK}	PLL1 Reference Clock frequency	1	20	MHz
f _{post_ODCLK}	Post-ODCLK – PLL1 Post-divider input clock frequency		400	MHz
f _{VCOCLK}	VCOCLK – PLL1 Output Divider (OD) input clock frequency	150	550	MHz


6.5.2 Clock Domains

6.5.2.1 Clock Domain Descriptions

 $\frac{1}{8}$ 6-12 lists the device clock domains and their default clock sources. The table also shows the system module control register that is used to select an available clock source for each clock domain.

CLOCK DOMAIN NAME	DEFAULT CLOCK SOURCE	CLOCK SOURCE SELECTION REGISTER	DESCRIPTION				
HCLK	OSCIN	GHVSRC	• Is disabled through the CDDISx registers bit 1				
GCLK	OSCIN	GHVSRC	 Always the same frequency as HCLK In phase with HCLK Is disabled separately from HCLK through the CDDISx registers bit 0 Can be divided by 1 up to 8 when running CPU self-test (LBIST) using the CLKDIV field of the STCCLKDIV register at address 0xFFFFE108 				
GCLK2	OSCIN	GHVSRC	 Always the same frequency as GCLK 2 cycles delayed from GCLK Is disabled along with GCLK Gets divided by the same divider setting as that for GCLK when running CPU self-test (LBIST) 				
VCLK	OSCIN	GHVSRC	 Divided down from HCLK Can be HCLK/1, HCLK/2, or HCLK/16 Is disabled separately from HCLK through the CDDISx registers bit 2 Can be disabled separately for eQEP using CDDISx registers bit 9 				
VCLK2	OSCIN	GHVSRC	 Divided down from HCLK Can be HCLK/1, HCLK/2, or HCLK/16 Frequency must be an integer multiple of VCLK frequency Is disabled separately from HCLK through the CDDISx registers bit 3 				
VCLKA1	VCLK	VCLKASRC	 Defaults to VCLK as the source Frequency can be as fast as HCLK frequency Is disabled through the CDDISx registers bit 4 				
RTICLK	VCLK	RCLKSRC	 Defaults to VCLK as the source If a clock source other than VCLK is selected for RTICLK, then the RTICLK frequency must be less than or equal to VCLK/3 Application can ensure this by programming the RTI1DIV field of the RCLKSRC register, if necessary Is disabled through the CDDISx registers bit 6 				

表 6-12. Clock Domain Descriptions

6.5.2.2 Mapping of Clock Domains to Device Modules

Each clock domain has a dedicated functionality as shown in the figure below.



图 6-7. Device Clock Domains



6.5.3 Clock Test Mode

The TMS570 platform architecture defines a special mode that allows various clock signals to be brought out on to the ECLK pin and N2HET[2] device outputs. This mode is called the Clock Test mode. It is very useful for debugging purposes and can be configured through the CLKTEST register in the system module.

CLKTEST[3-0]	SIGNAL ON ECLK	CLKTEST[11-8]	SIGNAL ON N2HET[2]
0000	Oscillator	0000	Oscillator Valid Status
0001	Main PLL free-running clock output (PLLCLK)	0001	Main PLL Valid status
0010	Reserved	0010	Reserved
0011	Reserved	0011	Reserved
0100	CLK80K	0100	Reserved
0101	CLK10M	0101	CLK10M Valid status
0110	Reserved	0110	Reserved
0111	Reserved	0111	Reserved
1000	GCLK	1000	CLK80K
1001	RTI Base	1001	Oscillator Valid status
1010	Reserved	1010	Oscillator Valid status
1011	VCLKA1	1011	Oscillator Valid status
1100	Reserved	1100	Oscillator Valid status
1101	Reserved	1101	Oscillator Valid status
1110	Reserved	1110	Oscillator Valid status
1111	Flash HD Pump Oscillator	1111	Oscillator Valid status

表 6-13. Clock Test Mode Options

6.6 Clock Monitoring

The LPO Clock Detect (LPOCLKDET) module consists of a clock monitor (CLKDET) and an internal low-power oscillator (LPO).

The LPO provides two different clock sources – a low frequency (LFLPO) and a high frequency (HFLPO).

The CLKDET is a supervisor circuit for an externally supplied clock signal (OSCIN). In case the OSCIN frequency falls out of a frequency window, the CLKDET flags this condition in the global status register (GLBSTAT bit 0: OSC FAIL) and switches all clock domains sourced by OSCIN to the HFLPO clock (limp mode clock).

The valid OSCIN frequency range is defined as: $f_{HFLPO} / 4 < f_{OSCIN} < f_{HFLPO} * 4$.

6.6.1 Clock Monitor Timings

For more information on LPO and Clock detection, refer to $\frac{1}{5}$ 6-10.



图 6-8. LPO and Clock Detection, Untrimmed HFLPO

6.6.2 External Clock (ECLK) Output Functionality

The ECLK pin can be configured to output a prescaled clock signal indicative of an internal device clock. This output can be externally monitored as a safety diagnostic.

6.6.3 Dual Clock Comparator

The Dual Clock Comparator (DCC) module determines the accuracy of selectable clock sources by counting the pulses of two independent clock sources (counter 0 and counter 1). If one clock is out of spec, an error signal is generated. For example, the DCC can be configured to use CLK10M as the reference clock (for counter 0) and VCLK as the "clock under test" (for counter 1). This configuration allows the DCC to monitor the PLL output clock when VCLK is using the PLL output as its source.

6.6.3.1 Features

- Takes two different clock sources as input to two independent counter blocks.
- One of the clock sources is the known-good, or reference clock; the second clock source is the "clock under test."
- Each counter block is programmable with initial, or seed values.
- The counter blocks start counting down from their seed values at the same time; a mismatch from the expected frequency for the clock under test generates an error signal which is used to interrupt the CPU.

6.6.3.2 Mapping of DCC Clock Source Inputs

TEST MODE	CLOCK SOURCE [3:0]	CLOCK NAME
	Others	Oscillator (OSCIN)
0	0x5	High-frequency LPO
	0xA	Test clock (TCK)
1	Х	VCLK

表 6-14. DCC Counter 0 Clock Sources



表 6-15. DCC Counter 1 Clock Sources

TEST MODE	KEY [3:0]	CLOCK SOURCE [3:0]	CLOCK NAME	
	Others	-	N2HET[31]	
		0x0	Main PLL free-running clock output	
0		0x1	n/a	
		0x2	Low-frequency LPO	
	0xA	0x3	High-frequency LPO	
		0x4	Flash HD pump oscillator	
		0x5	EXTCLKIN	
		0x6	n/a	
		0x7	Ring oscillator	
		0x8 - 0xF	VCLK	
1	Х	X	HCLK	

6.7 Glitch Filters

A glitch filter is present on the following signals.

PIN		PARAMETER	MIN	МАХ	UNIT
nPORRST	t _{f(nPORRST)}	Filter time nPORRST pin; pulses less than MIN will be filtered out, pulses greater than MAX will generate a reset ⁽¹⁾	475	2000	ns
nRST	t _{f(nRST)}	Filter time nRST pin; pulses less than MIN will be filtered out, pulses greater than MAX will generate a reset	475	2000	ns
TEST	t _{f(TEST)}	Filter time TEST pin; pulses less than MIN will be filtered out, pulses greater than MAX will pass through	475	2000	ns

表 6-16. Glitch Filter Timing Specifications

(1) The glitch filter design on the nPORRST signal is designed such that no size pulse will reset any part of the microcontroller (flash pump, I/O pins, and so forth) without also generating a valid reset signal to the CPU.



6.8 Device Memory Map

6.8.1 Memory Map Diagram

8 6-9 shows the device memory map.



图 6-9. TMS570LS0432 Memory Map





图 6-10. TMS570LS0332 Memory Map

The Flash memory in all configurations is mirrored to support ECC logic testing. The base address of the mirrored Flash image is 0x2000 0000.

版权 © 2012-2018, Texas Instruments Incorporated



6.8.2 Memory Map Table

See \boxtimes 1-1 for a block diagram showing the device interconnects.

表 6-17. Device Memory Map

	FRAME CHIP	ADDRES	S RANGE	FRAME ACTUAL		RESPONSE FOR ACCESS TO
MODULE NAME	SELECT	START	END	SIZE	SIZE	UNIMPLEMENTED LOCATIONS IN FRAME
	11	Memories tig	phtly coupled to the	e ARM Co	rtex-R4 CPU	
TCM Flash	CS0	0x0000_0000	0x00FF_FFFF	16MB	384KB ⁽¹⁾	
TCM RAM + RAM ECC	CSRAM0	0x0800_0000	0x0BFF_3FFF	64MB	32KB	Abort
Mirrored Flash	Flash mirror frame	0x2000_0000	0x20FF_FFFF	16MB	384KB ⁽¹⁾	
			Flash Module Bus2	2 Interface	•	
Customer OTP, TCM Flash Banks		0xF000_0000	0xF000_07FF	64KB	2KB	
Customer OTP, EEPROM Bank		0xF000_E000	0xF000_E3FF	0410	1KB	
Customer OTP–ECC, TCM Flash Banks		0xF004_0000	0xF004_00FF	- 8KB	256B	
Customer OTP–ECC, EEPROM Bank		0xF004_1C00	0xF004_1C7F		128B	
TI OTP, TCM Flash Banks		0xF008_0000	0xF008_07FF	64KB	2KB	Abort
TI OTP, EEPROM Bank		0xF008_E000	0xF008_E3FF	04ND	1KB	
TI OTP-ECC, TCM Flash Banks		0xF00C_0000	0xF00C_00FF	- 8KB	256B	
TI OTP–ECC, EEPROM Bank		0xF00C_1C00	0xF00C_1C7F	OND	128B	
EEPROM Bank–ECC		0xF010_0000	0xF010_07FF	256KB	2KB	
EEPROM Bank		0xF020_0000	0xF020_3FFF	2MB	16KB	
Flash Data Space ECC		0xF040_0000	0xF040_DFFF	1MB	48KB	
	11	Cyclic Redu	ndancy Checker (C	RC) Modu	le Registers	r
CRC	CRC frame	0xFE00_0000	0xFEFF_FFFF	16MB	512B	Accesses above 0x200 generate abort.
			Peripheral Men	nories	Γ	L
MIBSPI1 RAM	PCS[7]	0xFF0E_0000	0xFF0F_FFFF	128KB	2KB	Abort for accesses above 2KB
DCAN2 RAM	PCS[14]	0xFF1C_0000	0xFF1D_FFFF	128KB	2KB	Wrap around for accesses to unimplemented address offsets lower than 0x7FF. Abort generated for accesses beyond offset 0x800.
DCAN1 RAM	PCS[15]	0xFF1E_0000	0xFF1F_FFFF	128KB	2KB	Wrap around for accesses to unimplemented address offsets lower than 0x7FF. Abort generated for accesses beyond offset 0x800.
MIBADC RAM					8КВ	Wrap around for accesses to unimplemented address offsets lower than 0x1FFF.
MIBADC Look-Up Table	PCS[31]	0xFF3E_0000	0xFF3F_FFFF	128KB	384 bytes	Look-up table for ADC wrapper. Starts at offset 0x2000 ans ends at 0x217F. Wrap around for accesses between offsets 0x180 and 0x3FFF. Aborts generated for accesses beyond 0x4000

(1) The TMS570LS0332 device has only 256KB of flash.

MODULE NAME	FRAME CHIP			FRAME	ACTUAL	UNIMPLEMENTED LOCATIONS IN	
	SELECT	START	END	SIZE	SIZE	FRAME	
N2HET RAM	PCS[35]	0xFF46_0000	0xFF47_FFFF	128KB	16KB	Wrap around for accesses to unimplemented address offsets lower than 0x3FFF. Abort generated for accesses beyond 0x3FFF.	
HTU RAM	PCS[39]	0xFF4E_0000	0xFF4F_FFFF	128KB	1KB	Abort	
			Debug Compo	onents			
CoreSight Debug ROM	CSCS0	0xFFA0_0000	0xFFA0_0FFF	4KB	4KB	Reads return zeros, writes have no effect	
Cortex-R4 Debug	CSCS1	0xFFA0_1000	0xFFA0_1FFF	4KB	4KB	Reads return zeros, writes have no effect	
			Peripheral Control	Registers			
HTU	PS[22]	0xFFF7_A400	0xFFF7_A4FF	256B	256B	Reads return zeros, writes have no effect	
N2HET	PS[17]	0xFFF7_B800	0xFFF7_B8FF	256B	256B	Reads return zeros, writes have no effect	
GIO	PS[16]	0xFFF7_BC00	0xFFF7_BCFF	256B	256B	Reads return zeros, writes have no effect	
MIBADC	PS[15]	0xFFF7_C000	0xFFF7_C1FF	512B	512B	Reads return zeros, writes have no effect	
DCAN1	PS[8]	0xFFF7_DC00	0xFFF7_DDFF	512B	512B	Reads return zeros, writes have no effect	
DCAN2	PS[8]	0xFFF7_DE00	0xFFF7_DFFF	512B	512B	Reads return zeros, writes have no effect	
LIN	PS[6]	0xFFF7_E400	0xFFF7_E4FF	256B	256B	Reads return zeros, writes have no effect	
MibSPI1	PS[2]	0xFFF7_F400	0xFFF7_F5FF	512B	512B	Reads return zeros, writes have no effect	
SPI2	PS[2]	0xFFF7_F600	0xFFF7_F7FF	512B	512B	Reads return zeros, writes have no effect	
SPI3	PS[1]	0xFFF7_F800	0xFFF7_F9FF	512B	512B	Reads return zeros, writes have no effect	
EQEP	PS[25]	0xFFF7_9900	0xFFF7_99FF	256B	256B	Reads return zeros, writes have no effect	
EQEP (Mirrored)	PS2[25]	0xFCF7_9900	0xFCF7_99FF	256B	256B	Reads return zeros, writes have no effect	
		System Mo	odules Control Reg	jisters and	Memories	1	
VIM RAM	PPCS2	0xFFF8_2000	0xFFF8_2FFF	4KB	1KB	Wrap around for accesses to unimplemented address offsets lower than 0x3FF. Accesses beyond 0x3FF will be ignored.	
Flash Wrapper	PPCS7	0xFFF8_7000	0xFFF8_7FFF	4KB	4KB	Abort	
eFuse Farm Controller	PPCS12	0xFFF8_C000	0xFFF8_CFFF	4KB	4KB	Abort	
PCR registers	PPS0	0xFFFF_E000	0xFFFF_E0FF	256B	256B	Reads return zeros, writes have no effect	
System Module - Frame 2 (see device TRM)	PPS0	0xFFFF_E100	0xFFFF_E1FF	256B	256B	Reads return zeros, writes have no effect	
PBIST	PPS1	0xFFFF_E400	0xFFFF_E5FF	512B	512B	Reads return zeros, writes have no effect	
STC	PPS1	0xFFFF_E600	0xFFFF_E6FF	256B	256B	Reads return zeros, writes have no effect	
IOMM Multiplexing control module	PPS2	0xFFFF_EA00	0xFFFF_EBFF	512B	512B	Generates address error interrupt if enabled.	

表 6-17. Device Memory Map (continued)

46 System Information and Electrical Specifications

版权 © 2012–2018, Texas Instruments Incorporated

	FRAME CHIP	ADDRESS RANGE		FRAME	Αςτμαι	RESPONSE FOR ACCESS TO
MODULE NAME	SELECT	START	END	SIZE	SIZE	UNIMPLEMENTED LOCATIONS IN FRAME
DCC	PPS3	0xFFFF_EC00	0xFFFF_ECFF	256B	256B	Reads return zeros, writes have no effect
ESM	PPS5	0xFFFF_F500	0xFFFF_F5FF	256B	256B	Reads return zeros, writes have no effect
CCMR4	PPS5	0xFFFF_F600	0xFFFF_F6FF	256B	256B	Reads return zeros, writes have no effect
RAM ECC even	PPS6	0xFFFF_F800	0xFFFF_F8FF	256B	256B	Reads return zeros, writes have no effect
RAM ECC odd	PPS6	0xFFFF_F900	0xFFFF_F9FF	256B	256B	Reads return zeros, writes have no effect
RTI + DWWD	PPS7	0xFFFF_FC00	0xFFFF_FCFF	256B	256B	Reads return zeros, writes have no effect
VIM Parity	PPS7	0xFFFF_FD00	0xFFFF_FDFF	256B	256B	Reads return zeros, writes have no effect
VIM	PPS7	0xFFFF_FE00	0xFFFF_FEFF	256B	256B	Reads return zeros, writes have no effect
System Module - Frame 1 (see device TRM)	PPS7	0xFFFF_FF00	0xFFFF_FFFF	256B	256B	Reads return zeros, writes have no effect

表 6-17. Device Memory Map (continued)

6.8.3 Master/Slave Access Privileges

The table below lists the access permissions for each bus master on the device. A bus master is a module that can initiate a read or a write transaction on the device.

Each slave module on the main interconnect is listed in the table. A "Yes" indicates that the module listed in the "MASTERS" column can access that slave module.

		SLAVES ON MAIN SCR						
MASTERS	ACCESS MODE	Flash Module Bus2 Interface: OTP, ECC, EEPROM Bank	Non-CPU Accesses to Program Flash and CPU Data RAM	CRC	Peripheral Control Registers, All Peripheral Memories, And All System Module Control Registers And Memories			
CPU READ	User/Privilege	Yes	Yes	Yes	Yes			
CPU WRITE	User/Privilege	No	Yes	Yes	Yes			
HTU	Privilege	No	Yes	Yes	Yes			

表 6-18. Master / Slave Access Matrix



6.9 Flash Memory

6.9.1 Flash Memory Configuration

Flash Bank: A separate block of logic consisting of 1 to 16 sectors. Each flash bank normally has a customer-OTP and a TI-OTP area. These flash sectors share input/output buffers, data paths, sense amplifiers, and control logic.

Flash Sector: A contiguous region of flash memory which must be erased simultaneously due to physical construction constraints.

Flash Pump: A charge pump which generates all the voltages required for reading, programming, or erasing the flash banks.

Flash Module: Interface circuitry required between the host CPU and the flash banks and pump module.

MEMORY ARRAYS (or BANKS)	SECTOR NO.	SEGMENT	LOW ADDRESS	HIGH ADDRESS
	0	8KB	0x0000_0000	0x0000_1FFF
	1	8KB	0x0000_2000	0x0000_3FFF
	2	8KB	0x0000_4000	0x0000_5FFF
	3	8KB	0x0000_6000	0x0000_7FFF
	4	8KB	0x0000_8000	0x0000_9FFF
	5	8KB	0x0000_A000	0x0000_BFFF
	6	8KB	0x0000_C000	0x0000_DFFF
BANK0 (384KB) ⁽¹⁾	7	8KB	0x0000_E000	0x0000_FFFF
	8	8KB	0x0001_0000	0x0001_1FFF
	9	8KB	0x0001_2000	0x0001_3FFF
	10	8KB	0x0001_4000	0x0001_5FFF
	11	8KB	0x0001_6000	0x0001_7FFF
	12	32KB	0x0001_8000	0x0001_FFFF
	13	128KB	0x0002_0000	0x0003_FFFF
	14 ⁽²⁾	128KB	0x0004_0000	0x0005_FFFF
	0	4KB	0xF020_0000	0xF020_0FFF
$PANKZ$ (16KP) for EEDPOM emulation $^{(3)(4)}$	1	4KB	0xF020_1000	0xF020_1FFF
DAINT (TOND) IN EEROW emulation	2	4KB	0xF020_2000	0xF020_2FFF
	3	4KB	0xF020_3000	0xF020_3FFF

表 6-19. Flash Memory Banks and Sectors

(1) This Flash bank is 144-bit wide with ECC support.

(2) Sector 14 is not accessible or included in the TMS570LS0332 configuration.

(3) Flash bank7 is an FLEE bank and can be programmed while executing code from flash bank0. It is 72-bit wide with ECC support.

(4) Code execution is not allowed from flash bank7.

6.9.2 Main Features of Flash Module

- Support for multiple flash banks for program and/or data storage
- Simultaneous read access on a bank while performing program or erase operation on any other bank
- Integrated state machines to automate flash erase and program operations
- Software interface for flash program and erase operations
- Pipelined mode operation to improve instruction access interface bandwidth
- Support for Single Error Correction Double Error Detection (SECDED) block inside Cortex-R4 CPU

 Error address is captured for host system debugging
- Support for a rich set of diagnostic features

6.9.3 ECC Protection for Flash Accesses

All accesses to the program flash memory are protected by Single Error Correction Double Error Detection (SECDED) logic embedded inside the CPU. The flash module provides 8 bits of ECC code for 64 bits of instructions or data fetched from the flash memory. The CPU calculates the expected ECC code based on the 64 bits received and compares it with the ECC code returned by the flash module. A single-bit error is corrected and flagged by the CPU, while a multibit error is only flagged. The CPU signals an ECC error through its Event bus. This signaling mechanism is not enabled by default and must be enabled by setting the "X" bit of the Performance Monitor Control Register, c9.

MRC p15,#0,r1,c9,c12,#0 ;Enabling Event monitor states
ORR r1, r1, #0x00000010
MCR p15,#0,r1,c9,c12,#0 ;Set 4th bit (`X') of PMNC register
MRC p15,#0,r1,c9,c12,#0

The application must also explicitly enable the CPU's ECC checking for accesses on the CPU's ATCM and BTCM interfaces. These are connected to the program flash and data RAM respectively. ECC checking for these interfaces can be done by setting the B1TCMPCEN, B0TCMPCEN and ATCMPCEN bits of the System Control coprocessor's Auxiliary Control Register, c1.

MRC p15, #0, r1, c1, c0, #1 ORR r1, r1, #0x0e000000 ;Enable ECC checking for ATCM and BTCMs DMB MCR p15, #0, r1, c1, c0, #1

6.9.4 Flash Access Speeds

For information on flash memory access speeds and the relevant wait states required, see \ddagger 5.6.

6.10 Flash Program and Erase Timings for Program Flash

UMENTS

www.ti.com.cn

PARAMETER				NOM	MAX	UNIT
t _{prog} (144bit)	Wide Word (144 bit) programming time			40	300	μs
t _{prog} (Total)		-40°C to 125°C			4	
	384KByte programming time ⁽¹⁾	0°C to 60°C, for first 25 cycles		1	2	S
t _{erase}	Sector/Bank erase time ⁽²⁾	-40°C to 125°C		0.30	4	S
		0°C to 60°C, for first 25 cycles		16	100	ms
t _{wec}	Write/erase cycles with 15 year Data Retention requirement	-40°C to 125°C			1000	cycles

表 6-20. Timing Specifications for Program Flash

(1) This programming time includes overhead of state machine, but does not include data transfer time. The programming time assumes programming 144 bits at a time at the maximum specified operating frequency.

(2) During bank erase, the selected sectors are erased simultaneously. The time to erase the bank is specified as equal to the time to erase a sector.

6.11 Flash Program and Erase Timings for Data Flash

表 6-21. Timing Specifications for Data Flash

PARAMETER				NOM	MAX	UNIT
t _{prog} (72 bit)	Wide Word (72 bit) programming time			47	300	μs
t _{prog} (Total)	16KB programming time ⁽¹⁾	-40°C to 125°C			330	ms
		0°C to 60°C, for first 25 cycles		100	165	
t _{erase}	Sector/Bank erase time ⁽²⁾	-40°C to 125°C		0.200	8	S
		0°C to 60°C, for first 25 cycles		14	100	ms
t _{wec}	Write/erase cycles with 15 year Data Retention requirement	-40°C to 125°C			100000	cycles

(1) This programming time includes overhead of state machine, but does not include data transfer time. The programming time assumes programming 72 bits at a time at the maximum specified operating frequency.

(2) During bank erase, the selected sectors are erased simultaneously. The time to erase the bank is specified as equal to the time to erase a sector.

6.12 Tightly Coupled RAM Interface Module

图 6-11 illustrates the connection of the Tightly Coupled RAM (TCRAM) to the Cortex-R4 CPU.



图 6-11. TCRAM Block Diagram

6.12.1 Features

The features of the Tightly Coupled RAM (TCRAM) module are:

- Acts as slave to the BTCM interface of the Cortex-R4 CPU
- Supports CPU's internal ECC scheme by providing 64-bit data and 8-bit ECC code
- Monitors CPU Event Bus and generates single-bit or multibit error interrupts
- Stores addresses for single-bit and multibit errors
- Provides CPU address bus integrity checking by supporting parity checking on the address bus
- · Performs redundant address decoding for the RAM bank chip select and ECC select generation logic
- Provides enhanced safety for the RAM addressing by implementing two 36-bit wide byte-interleaved RAM banks and generating independent RAM access control signals to the two banks
- Supports auto-initialization of the RAM banks along with the ECC bits
- No support for bit-wise RAM accesses

6.12.2 TCRAMW ECC Support

The TCRAMW passes on the ECC code for each data read by the Cortex-R4 CPU from the RAM. It also stores the CPU's ECC port contents in the ECC RAM when the CPU does a write to the RAM. The TCRAMW monitors the CPU's event bus and provides registers for indicating single-bit and multibit errors and also for identifying the address that caused the single-bit or multibit error. The event signaling and the ECC checking for the RAM accesses must be enabled inside the CPU.

For more information see the device Technical Reference Manual.

6.13 Parity Protection for Accesses to peripheral RAMs

Accesses to some peripheral RAMs are protected by odd/even parity checking. During a read access the parity is calculated based on the data read from the peripheral RAM and compared with the good parity value stored in the parity RAM for that peripheral. If any word fails the parity check, the module generates a parity error signal that is mapped to the Error Signaling Module. The module also captures the peripheral RAM address that caused the parity error.

52 System Information and Electrical Specifications



The parity protection for peripheral RAMs is not enabled by default and must be enabled by the application. Each individual peripheral contains control registers to enable the parity protection for accesses to its RAM.

注 The CPU read access gets the actual data from the peripheral. The application can choose to generate an interrupt whenever a peripheral RAM parity error is detected.

6.14 On-Chip SRAM Initialization and Testing

6.14.1 On-Chip SRAM Self-Test Using PBIST

6.14.1.1 Features

- · Extensive instruction set to support various memory test algorithms
- ROM-based algorithms allow the application to run TI production-level memory tests
- Independent testing of all on-chip SRAM

6.14.1.2 PBIST RAM Groups

				TEST PATTERN (ALGORITHM)			
MEMORY	RAM GROUP	TEST CLOCK	MEM TYPE	TRIPLE READ SLOW READ	TRIPLE READ FAST READ	MARCH 13N ⁽¹⁾ TWO PORT (CYCLES)	MARCH 13N ⁽¹⁾ SINGLE PORT (CYCLES)
				ALGO MASK 0x1	ALGO MASK 0x2	ALGO MASK 0x4	ALGO MASK 0x8
PBIST_ROM	1	ROM CLK	ROM	Х	Х		
STC_ROM	2	ROM CLK	ROM	Х	Х		
DCAN1	3	VCLK	Dual Port			12720	
DCAN2	4	VCLK	Dual Port			6480	
RAM	6	HCLK	Single Port				133160
MIBSPI1	7	VCLK	Dual Port			33440	
VIM	10	VCLK	Dual Port			12560	
MIBADC	11	VCLK	Dual Port			4200	
N2HET1	13	VCLK	Dual Port			25440	
HTU1	14	VCLK	Dual Port			6480	

表 6-22. PBIST RAM Grouping

(1) There are several memory testing algorithms stored in the PBIST ROM. However, TI recommends the March13N algorithm for application testing.

The PBIST ROM clock can be divided down from HCLK. The divider is selected by programming the ROM_DIV field of the Memory Self-Test Global Control Register (MSTGCR) at address 0xFFFFF58.

6.14.2 On-Chip SRAM Auto Initialization

This microcontroller allows some of the on-chip memories to be initialized through the Memory Hardware Initialization mechanism in the System module. This hardware mechanism allows an application to program the memory arrays with error detection capability to a known state based on their error detection scheme (odd/even parity or ECC).

The MINITGCR register enables the memory initialization sequence, and the MSINENA register selects the memories that are to be initialized.

For more information on these registers refer to the device Technical Reference Manual.

The mapping of the different on-chip memories to the specific bits of the MSINENA registers is shown in $\frac{1}{2}$ 6-23.

	ADDRES	MSINENA REGISTER	
CONNECTING MODULE	BASE ADDRESS	ENDING ADDRESS	BIT NO. ⁽¹⁾
RAM	0x08000000	0x08007FFF	0
MIBSPI1 RAM	0xFF0E0000	0xFF0FFFFF	7 ⁽²⁾
DCAN2 RAM	0xFF1C0000	0xFF1DFFFF	6
DCAN1 RAM	0xFF1E0000	0xFF1FFFFF	5
MIBADC RAM	0xFF3E0000	0xFF3FFFFF	8
N2HET RAM	0xFF460000	0xFF47FFFF	3
HTU RAM	0xFF4E0000	0xFF4FFFFF	4
VIM RAM	0xFFF82000	0xFFF82FFF	2

表 6-23. Memory Initialization

(1) Unassigned register bits are reserved.

(2) The MibSPI1 module performs an initialization of the transmit and receive RAMs as soon as the module is brought out of reset using the SPI Global Control Register 0 (SPIGCR0). This is independent of whether the application chooses to initialize the MibSPI1 RAMs using the system module auto-initialization method.



6.15 Vectored Interrupt Manager

The vectored interrupt manager (VIM) provides hardware assistance for prioritizing and controlling the many interrupt sources present on this device. Interrupts are caused by events outside of the normal flow of program execution. Normally, these events require a timely response from the central processing unit (CPU); therefore, when an interrupt occurs, the CPU switches execution from the normal program flow to an interrupt service routine (ISR).

6.15.1 VIM Features

The VIM module has the following features:

- Supports 96 interrupt channels.
 - Provides programmable priority and enable for interrupt request lines.
- Provides a direct hardware dispatch mechanism for fastest IRQ dispatch.
- Provides two software dispatch mechanisms when the CPU VIC port is not used.
 - Index interrupt
 - Register vectored interrupt
- Parity protected vector interrupt table against soft errors.

6.15.2 Interrupt Request Assignments

MODULES	INTERRUPT SOURCES	DEFAULT VIM INTERRUPT CHANNEL
ESM	ESM High level interrupt (NMI)	0
Reserved	Reserved	1
RTI	RTI compare interrupt 0	2
RTI	RTI compare interrupt 1	3
RTI	RTI compare interrupt 2	4
RTI	RTI compare interrupt 3	5
RTI	RTI overflow interrupt 0	6
RTI	RTI overflow interrupt 1	7
Reserved	Reserved	8
GIO	GIO interrupt A	9
N2HET	N2HET level 0 interrupt	10
HTU	HTU level 0 interrupt	11
MIBSPI1	MIBSPI1 level 0 interrupt	12
LIN	LIN level 0 interrupt	13
MIBADC	MIBADC event group interrupt	14
MIBADC	MIBADC sw group 1 interrupt	15
DCAN1	DCAN1 level 0 interrupt	16
SPI2	SPI2 level 0 interrupt	17
Reserved	Reserved	18
Reserved	Reserved	19
ESM	ESM Low level interrupt	20
SYSTEM	Software interrupt (SSI)	21
CPU	PMU interrupt	22
GIO	GIO interrupt B	23
N2HET	N2HET level 1 interrupt	24
HTU	HTU level 1 interrupt	25

表 6-24. Interrupt Request Assignments

版权 © 2012-2018, Texas Instruments Incorporated

System Information and Electrical Specifications 55

MODULES	INTERRUPT SOURCES	DEFAULT VIM INTERRUPT CHANNEL
MIBSPI1	MIBSPI1 level 1 interrupt	26
LIN	LIN level 1 interrupt	27
MIBADC	MIBADC sw group 2 interrupt	28
DCAN1	DCAN1 level 1 interrupt	29
SPI2	SPI2 level 1 interrupt	30
MIBADC	MIBADC magnitude compare interrupt	31
Reserved	Reserved	32-34
DCAN2	DCAN2 level 0 interrupt	35
Reserved	Reserved	36
SPI3	SPI3 level 0 interrupt	37
SPI3	SPI3 level 1 interrupt	38
Reserved	Reserved	39-41
DCAN2	DCAN2 level 1 interrupt	42
Reserved	Reserved	43-60
FMC	FSM_DONE interrupt	61
Reserved	Reserved	62-79
HWAG	HWA_INT_REQ_H	80
Reserved	Reserved	81
DCC	DCC done interrupt	82
Reserved	Reserved	83
eQEPINTn	eQEP Interrupt	84
PBIST	PBIST Done Interrupt	85
Reserved	Reserved	86-87
HWAG	HWA_INT_REQ_L	88
Reserved	Reserved	89-95

表 6-24. Interrupt Request Assignments (continued)

注

Address location 0x00000000 in the VIM RAM is reserved for the phantom interrupt ISR entry; therefore only request channels 0..94 can be used and are offset by 1 address in the VIM RAM.



6.16 Real-Time Interrupt Module

The real-time interrupt (RTI) module provides timer functionality for operating systems and for benchmarking code. The RTI module can incorporate several counters that define the timebases needed for scheduling an operating system.

The timers also allow you to benchmark certain areas of code by reading the values of the counters at the beginning and the end of the desired code range and calculating the difference between the values.

6.16.1 Features

The RTI module has the following features:

- Two independent 64 bit counter blocks
- Four configurable compares for generating operating system ticks. Each event can be driven by either counter block 0 or counter block 1.
- Fast enabling/disabling of events
- Two time-stamp (capture) functions for system or peripheral interrupts, one for each counter block

6.16.2 Block Diagrams

8 6-12 shows a high-level block diagram for one of the two 64-bit counter blocks inside the RTI module. Both the counter blocks are identical.



图 6-12. Counter Block Diagram

57

Figure 6-13 shows a typical high-level block diagram for one of the four compares inside the RTI module. Each of the four compares are identical.



Figure 6-13. Compare Block Diagram

6.16.3 Clock Source Options

The RTI module uses the RTICLK clock domain for generating the RTI time bases.

The application can select the clock source for the RTICLK by configuring the RCLKSRC register in the System module at address 0xFFFFF50. The default source for RTICLK is VCLK.

For more information, on the clock sources see $\frac{1}{8}$ 6-8 and $\frac{1}{8}$ 6-12.

6.17 Error Signaling Module

The Error Signaling Module (ESM) manages the various error conditions on the TMS570 microcontroller. The error condition is handled based on a fixed severity level assigned to it. Any severe error condition can be configured to drive a low level on a dedicated device terminal called nERROR. This can be used as an indicator to an external monitor circuit to put the system into a safe state.

6.17.1 Features

•

The features of the Error Signaling Module are:

- 128 interrupt/error channels are supported, divided into 3 different groups
- 64 channels with maskable interrupt and configurable error pin behavior
- 32 error channels with nonmaskable interrupt and predefined error pin behavior
- 32 channels with predefined error pin behavior only
- Error pin to signal severe device failure
- Configurable timebase for error signal
- Error forcing capability

6.17.2 ESM Channel Assignments

The Error Signaling Module (ESM) integrates all the device error conditions and groups them in the order of severity. Group1 is used for errors of the lowest severity while Group3 is used for errors of the highest severity. The device response to each error is determined by the severity group it is connected to. $\frac{1}{8}$ 6-26 shows the channel assignment for each group.

58 System Information and Electrical Specifications

表 6-25. ESM Groups

ERROR GROUP	INTERRUPT CHARACTERISTICS	INFLUENCE ON ERROR PIN
Group1	Maskable, low or high priority	Configurable
Group2	Nonmaskable, high priority	Fixed
Group3	No interrupt generated	Fixed

表 6-26. ESM Channel Assignments

ERROR SOURCES	GROUP	CHANNELS
Reserved	Group1	0
Reserved	Group1	1
Reserved	Group1	2
Reserved	Group1	3
Reserved	Group1	4
Reserved	Group1	5
FMC - correctable error: bus1 and bus2 interfaces (does not include accesses to EEPROM bank)	Group1	6
N2HET - parity	Group1	7
HTU - parity	Group1	8
HTU - MPU	Group1	9
PLL - Slip	Group1	10
Clock Monitor - interrupt	Group1	11
Reserved	Group1	12
Reserved	Group1	13
Reserved	Group1	14
VIM RAM - parity	Group1	15
Reserved	Group1	16
MibSPI1 - parity	Group1	17
Reserved	Group1	18
MibADC - parity	Group1	19
Reserved	Group1	20
DCAN1 - parity	Group1	21
Reserved	Group1	22
DCAN2 - parity	Group1	23
Reserved	Group1	24
Reserved	Group1	25
RAM even bank (B0TCM) - correctable error	Group1	26
CPU - self-test	Group1	27
RAM odd bank (B1TCM) - correctable error	Group1	28
Reserved	Group1	29
DCC - error	Group1	30
CCM-R4 - self-test	Group1	31
Reserved	Group1	32
Reserved	Group1	33
Reserved	Group1	34
FMC - correctable error (EEPROM bank access)	Group1	35
FMC - uncorrectable error (EEPROM bank access)	Group1	36
IOMM - Mux configuration error	Group1	37
Reserved	Group1	38

ERROR SOURCES	GROUP	CHANNELS
Reserved	Group1	39
eFuse farm – this error signal is generated whenever any bit in the eFuse farm error status register is set. The application can choose to generate and interrupt whenever this bit is set in order to service any eFuse farm error condition.	Group1	40
eFuse farm - self test error. It is not necessary to generate a separate interrupt when this bit gets set.	Group1	41
Reserved	Group1	42
Reserved	Group1	43
Reserved	Group1	44
Reserved	Group1	45
Reserved	Group1	46
Reserved	Group1	47
Reserved	Group1	48
Reserved	Group1	49
Reserved	Group1	50
Reserved	Group1	51
Reserved	Group1	52
Reserved	Group1	53
Reserved	Group1	54
Reserved	Group1	55
Reserved	Group1	56
Reserved	Group1	57
Reserved	Group1	58
Reserved	Group1	59
Reserved	Group1	60
Reserved	Group1	61
Reserved	Group1	62
Reserved	Group1	63
Reserved	Group2	0
Reserved	Group2	1
CCMR4 - compare	Group2	2
Reserved	Group2	3
FMC - uncorrectable error (address parity on bus1 accesses)	Group2	4
Reserved	Group2	5
RAM even bank (B0TCM) - uncorrectable error	Group2	6
Reserved	Group2	7
RAM odd bank (B1TCM) - uncorrectable error	Group2	8
Reserved	Group2	9
RAM even bank (B0TCM) - address bus parity error	Group2	10
Reserved	Group2	11
RAM odd bank (B1TCM) - address bus parity error	Group2	12
Reserved	Group2	13
Reserved	Group2	14
Reserved	Group2	15
TCM - ECC live lock detect	Group2	16
Reserved	Group2	17
Reserved	Group2	18
Reserved	Group2	19

表 6-26. ESM Channel Assignments (continued)

版权 © 2012–2018, Texas Instruments Incorporated

Ų	Texas Instruments
www.	i com cn

ERROR SOURCES	GROUP	CHANNELS
Reserved	Group2	20
Reserved	Group2	21
Reserved	Group2	22
Reserved	Group2	23
RTI_WWD_NMI	Group2	24
Reserved	Group2	25
Reserved	Group2	26
Reserved	Group2	27
Reserved	Group2	28
Reserved	Group2	29
Reserved	Group2	30
Reserved	Group2	31
Reserved	Group3	0
eFuse Farm - autoload error	Group3	1
Reserved	Group3	2
RAM even bank (B0TCM) - ECC uncorrectable error	Group3	3
Reserved	Group3	4
RAM odd bank (B1TCM) - ECC uncorrectable error	Group3	5
Reserved	Group3	6
FMC - uncorrectable error: bus1 and bus2 interfaces (does not include address parity error and errors on accesses to EEPROM bank)	Group3	7
Reserved	Group3	8
Reserved	Group3	9
Reserved	Group3	10
Reserved	Group3	11
Reserved	Group3	12
Reserved	Group3	13
Reserved	Group3	14
Reserved	Group3	15
Reserved	Group3	16
Reserved	Group3	17
Reserved	Group3	18
Reserved	Group3	19
Reserved	Group3	20
Reserved	Group3	21
Reserved	Group3	22
Reserved	Group3	23
Reserved	Group3	24
Reserved	Group3	25
Reserved	Group3	26
Reserved	Group3	27
Reserved	Group3	28
Reserved	Group3	29
Reserved	Group3	30
Reserved	Group3	31

表 6-26. ESM Channel Assignments (continued)

6.18 Reset / Abort / Error Sources

表 6-27. Reset/Abo	rt/Error Sources
-------------------	------------------

ERROR SOURCE	SYSTEM MODE	ERROR RESPONSE	ESM HOOKUP GROUP.CHANNEL			
CPU TRANSACTIONS						
Precise write error (NCNB/Strongly Ordered)	User/Privilege	Precise Abort (CPU)	n/a			
Precise read error (NCB/Device or Normal)	User/Privilege	Precise Abort (CPU)	n/a			
Imprecise write error (NCB/Device or Normal)	User/Privilege	Imprecise Abort (CPU)	n/a			
Illegal instruction	User/Privilege	Undefined Instruction Trap (CPU) ⁽¹⁾	n/a			
MPU access violation	User/Privilege	Abort (CPU)	n/a			
	SRAM	L				
B0 TCM (even) ECC single error (correctable)	User/Privilege	ESM	1.26			
B0 TCM (even) ECC double error (noncorrectable)	User/Privilege	Abort (CPU), ESM → nERROR	3.3			
B0 TCM (even) uncorrectable error (that is, redundant address decode)	User/Privilege	$ESM \to NMI \to nERROR$	2.6			
B0 TCM (even) address bus parity error	User/Privilege	$ESM \to NMI \to nERROR$	2.10			
B1 TCM (odd) ECC single error (correctable)	User/Privilege	ESM	1.28			
B1 TCM (odd) ECC double error (noncorrectable)	User/Privilege	Abort (CPU), ESM → nERROR	3.5			
B1 TCM (odd) uncorrectable error (that is, redundant address decode)	User/Privilege	$ESM \to NMI \to nERROR$	2.8			
B1 TCM (odd) address bus parity error	User/Privilege	$ESM \to NMI \to nERROR$	2.12			
FLASH WITH CPU BASED ECC						
FMC correctable error - Bus1 and Bus2 interfaces (does not include accesses to EEPROM bank)	User/Privilege	ESM	1.6			
FMC uncorrectable error - Bus1 accesses (does not include address parity error)	User/Privilege	Abort (CPU), ESM → nERROR	3.7			
FMC uncorrectable error - Bus2 accesses (does not include address parity error and EEPROM bank accesses)	User/Privilege	$ESM \to nERROR$	3.7			
FMC uncorrectable error - address parity error on Bus1 accesses	User/Privilege	$ESM \to NMI \to nERROR$	2.4			
FMC correctable error - Accesses to EEPROM bank	User/Privilege	ESM	1.35			
FMC uncorrectable error - Accesses to EEPROM bank	User/Privilege	ESM	1.36			
HIGH-END T	IMER TRANSFER U	NIT (HTU)				
NCNB (Strongly Ordered) transaction with slave error response	User/Privilege	Interrupt \rightarrow VIM	n/a			
External imprecise error (Illegal transaction with ok response)	User/Privilege	Interrupt \rightarrow VIM	n/a			
Memory access permission violation	User/Privilege	ESM	1.9			
Memory parity error	User/Privilege	ESM	1.8			
	N2HET					
Memory parity error	User/Privilege	ESM	1.7			
MIBSPI						
MibSPI1 memory parity error	User/Privilege	ESM	1.17			
	MIBADC	[[
MibADC Memory parity error	User/Privilege	ESM	1.19			
	DCAN	[[
DCAN1 memory parity error	User/Privilege	ESM	1.21			

(1) The Undefined Instruction TRAP is NOT detectable outside the CPU. The trap is taken only if the instruction reaches the execute stage of the CPU.

ERROR SOURCE	SYSTEM MODE	ERROR RESPONSE	ESM HOOKUP GROUP.CHANNEL			
DCAN2 memory parity error	User/Privilege	ESM	1.23			
	PLL					
PLL slip error	User/Privilege	ESM	1.10			
	CLOCK MONITOR					
Clock monitor interrupt	User/Privilege	ESM	1.11			
	DCC					
DCC error	User/Privilege	ESM	1.30			
	CCM-R4					
Self test failure	User/Privilege	ESM	1.31			
Compare failure	User/Privilege	$ESM \to NMI \to nERROR$	2.2			
	VIM					
Memory parity error	User/Privilege	ESM	1.15			
v	OLTAGE MONITOR					
VMON out of voltage range	n/a	Reset	n/a			
CPU SELF-TEST (LBIST)						
CPU Self-test (LBIST) error	User/Privilege	ESM	1.27			
PIN MU	JLTIPLEXING CONT	ROL				
Mux configuration error	User/Privilege	ESM	1.37			
eF	use CONTROLLER					
eFuse Controller Autoload error	User/Privilege	$ESM \to nERROR$	3.1			
eFuse Controller - Any bit set in the error status register	User/Privilege	ESM	1.40			
eFuse Controller self-test error	User/Privilege	ESM	1.41			
WIN	DOWED WATCHDO	G				
WWD Nonmaskable Interrupt exception	n/a	ESM => NMI => nERROR	2.24			
ERRORS REFLE	CTED IN THE SYSE	SR REGISTER				
Power-Up Reset	n/a	Reset	n/a			
Oscillator fail / PLL slip ⁽²⁾	n/a	Reset	n/a			
Watchdog exception	n/a	Reset	n/a			
CPU Reset (driven by the CPU STC)	n/a	Reset	n/a			
Software Reset	n/a	Reset	n/a			
External Reset	n/a	Reset	n/a			

表 6-27. Reset/Abort/Error Sources (continued)

(2) Oscillator fail/PLL slip can be configured in the system register (SYS.PLLCTL1) to generate a reset.

6.19 Digital Windowed Watchdog

This device includes a digital windowed watchdog (DWWD) module that protects against runaway code execution.

The DWWD module allows the application to configure the time window within which the DWWD module expects the application to service the watchdog. A watchdog violation occurs if the application services the watchdog outside of this window, or fails to service the watchdog at all. The application can choose to generate a system reset or a nonmaskable interrupt to the CPU in case of a watchdog violation.

The watchdog is disabled by default and must be enabled by the application. Once enabled, the watchdog can only be disabled upon a system reset.

6.20 Debug Subsystem

6.20.1 Block Diagram

The device contains an ICEPICK module to allow JTAG access to the scan chains (see 8 6-14).



图 6-14. Debug Subsystem Block Diagram

6.20.2 Debug Components Memory Map

表 6-28. Debug Components Memory Map

	FRAME CHIP	FRAME ADDRESS RANGE		FRAME	ACTUAL	RESPONSE FOR ACCESS TO		
MODULE NAME	SELECT	START	END	SIZE	SIZE	UNIMPLEMENTED LOCATIONS IN FRAME		
CoreSight Debug ROM	CSCS0	0xFFA0_0000	0xFFA0_0FFF	4KB	4KB	Reads return zeros, writes have no effect		
Cortex-R4 Debug	CSCS1	0xFFA0_1000	0xFFA0_1FFF	4KB	4KB	Reads return zeros, writes have no effect		

6.20.3 JTAG Identification Code

The JTAG ID code for this device is the same as the device ICEPick Identification Code.

表 6-29. JTAG Identification Code

SILICON REVISION	IDENTIFICATION CODE
Initial Silicon	0x0B97102F
Revision A	0x1B97102F
Revision B	0x2B97102F



6.20.4 Debug ROM

The Debug ROM stores the location of the components on the Debug APB bus:

表 6-30. Debug ROM table

ADDRESS	DESCRIPTION	VALUE
0x000	Pointer to Cortex-R4	0x0000 1003
0x001	Reserved	0x0000 2002
0x002	Reserved	0x0000 3002
0x003	Reserved	0x0000 4002
0x004	End of table	0x0000 0000

6.20.5 JTAG Scan Interface Timings

表 6-31. JTAG Scan Interface Timing⁽¹⁾

NO.		PARAMETER	MIN	MAX	UNIT
	f _{TCK}	TCK frequency (at HCLKmax)		12	MHz
	f _{RTCK}	RTCK frequency (at TCKmax and HCLKmax)	10		MHz
1	t _{d(TCK -RTCK)}	Delay time, TCK to RTCK		24	ns
2	t _{su(TDI/TMS} - RTCKr)	Setup time, TDI, TMS before RTCK rise (RTCKr)	26		ns
3	t _{h(RTCKr} -TDI/TMS)	Hold time, TDI, TMS after RTCKr	0		ns
4	t _{h(RTCKr} -TDO)	Hold time, TDO after RTCKf	0		ns
5	t _{d(TCKf} -TDO)	Delay time, TDO valid after RTCK fall (RTCKf)		12	ns

(1) Timings for TDO are specified for a maximum of 50 pF load on TDO



图 6-15. JTAG Timing

6.20.6 Advanced JTAG Security Module

This device includes an Advanced JTAG Security Module (AJSM), which lets the user limit JTAG access to the device after programming.



图 6-16. AJSM Unlock

The device is unlocked by default by virtue of a 128-bit visible unlock code programmed in the One-Time Programmable (OTP) address 0xF000 0000.The OTP contents are XOR-ed with the contents of the Unlock-By-Scan register. The outputs of these XOR gates are again combined with a set of secret internal tie-offs. The output of this combinational logic is compared against a secret, hard-wired, 128-bit value. A match asserts the UNLOCK signal, so that the device is now unlocked.

A user can lock the device by changing bits in the visible unlock code from 1 to 0. Changing a 0 to 1 is not possible because the visible unlock code is stored in the OTP flash region. Also, changing all the 128 bits to zeros is not a valid condition and will permanently lock the device.

Once locked, a user can unlock the device by scanning an appropriate value into the Unlock-By-Scan register of the AJSM module. This register is accessible by configuring an IR value of 0b1011 on the AJSM TAP. The value to be scanned is such that the XOR of the OTP contents and the contents of the Unlock-By-Scan register results in the original visible unlock code.

The Unlock-By-Scan register is reset only by asserting power-on reset (nPORRST).

A locked device only permits JTAG accesses to the AJSM scan chain through the Secondary TAP 2 of the ICEPick module. All other secondary TAPs, test TAPs, and the boundary scan interface are not accessible in this state.

6.20.7 Boundary Scan Chain

The device supports BSDL-compliant boundary scan for testing pin-to-pin compatibility. The boundary scan chain is connected to the Boundary Scan Interface of the ICEPICK module.



图 6-17. Boundary Scan Implementation (Conceptual Diagram)

Data is serially shifted into all boundary-scan buffers through TDI, and out through TDO.



7 Peripheral Information and Electrical Specifications

7.1 Peripheral Legend

ABBREVIATION	FULL NAME
MibADC	Multibuffered Analog-to-Digital Converter
CCM-R4	CPU Compare Module – Cortex-R4
CRC	Cyclic Redundancy Check
DCAN	Controller Area Network
DCC	Dual Clock Comparator
ESM	Error Signaling Module
GIO	General-Purpose Input/Output
HTU	High-End Timer Transfer Unit
LIN	Local Interconnect Network
MibSPI	Multibuffered Serial Peripheral Interface
N2HET	Platform High-End Timer
RTI	Real-Time Interrupt Module
SCI	Serial Communications Interface
SPI Serial Peripheral Interface	
VIM	Vectored Interrupt Manager
eQEP	Enhanced Quadrature Encoder Pulse

表 7-1. Peripheral Legend

7.2 Multibuffered 12-Bit Analog-to-Digital Converter

The multibuffered A-to-D converter (MibADC) has a separate power bus for its analog circuitry that enhances the A-to-D performance by preventing digital switching noise on the logic circuitry which could be present on V_{SS} and V_{CC} from coupling into the A-to-D analog stage. All A-to-D specifications are given with respect to AD_{REFLO} unless otherwise noted.

表 7-2. MibADC Overview

DESCRIPTION	VALUE
Resolution	12 bits
Monotonic	Assured
Output conversion code	00h to FFFh [00 for $V_{AI} \le AD_{REFLO}$; FFF for $V_{AI} \ge AD_{REFHI}$]

7.2.1 Features

- 12-bit resolution
- AD_{REFHI} and AD_{REFLO} pins (high and low reference voltages)
- Total Sample/Hold/Convert time: 600 ns Typical Minimum at 30 MHz ADCLK
- One memory region per conversion group is available (event, group 1, group 2)
- · Allocation of channels to conversion groups is completely programmable
- Memory regions are serviced by interrupt
- Programmable interrupt threshold counter is available for each group
- Programmable magnitude threshold interrupt for each group for any one channel
- Option to read either 8-, or 10-, or 12-bit values from memory regions
- Single or continuous conversion modes
- Embedded self-test
- Embedded calibration logic
- Enhanced power-down mode
 - Optional feature to automatically power down ADC core when no conversion is in progress

版权 © 2012-2018, Texas Instruments Incorporated

• External event pin (ADEVT) programmable as general-purpose I/O

7.2.2 Event Trigger Options

The ADC module supports three conversion groups: Event Group, Group1, and Group2. Each of these three groups can be configured to be hardware event-triggered. In that case, the application can select from among eight event sources to be the trigger for the conversions of a group.

7.2.2.1 MIBADC Event Trigger Hookup

EVENT NUMBER	SOURCE SELECT BITS For G1, G2, or EVENT (G1SRC[2:0], G2SRC[2:0], or EVSRC[2:0])	TRIGGER
1	000	ADEVT
2	001	N2HET[8]
3	010	N2HET[10]
4	011	RTI compare 0 interrupt
5	100	N2HET[12]
6	101	N2HET[14]
7	110	N2HET[17]
8	111	N2HET[19]

表 7-3. MIBADC Event Trigger Hookup

注

For ADEVT, N2HET trigger sources, the connection to the MibADC module trigger input is made from the output side of the input buffer. This way, a trigger condition can be generated either by configuring the function as output onto the pad, or by driving the function from an external trigger source as input. If the mux controller module is used to select different functionality instead of ADEVT or N2HET[x], care must be taken to disable these signals from triggering conversions; there is no multiplexing on input connections.

注

For the RTI compare 0 interrupt source, the connection is made directly from the output of the RTI module. That is, the interrupt condition can be used as a trigger source even if the actual interrupt is not signaled to the CPU.



7.2.3 ADC Electrical and Timing Specifications

表 7-4. MibADC Recommended Operating Conditions

	PARAMETER	MIN	MAX	UNIT
AD _{REFHI}	A-to-D high-voltage reference source	AD _{REFLO}	V _{CCAD}	V
AD _{REFLO}	A-to-D low-voltage reference source	V _{SSAD}	AD _{REFHI}	V
V _{AI}	Analog input voltage	AD _{REFLO}	AD _{REFHI}	V
I _{AIC}	Analog input clamp current (VAI < V _{SSAD} – 0.3 or VAI > V _{CCAD} + 0.3)	-2	2	mA

表 7-5. MibADC Electrical Characteristics Over Full Ranges of Recommended Operating Conditions⁽¹⁾

PARAMETER		DESC	CRIPTION/CONDITIONS	MIN	ТҮР	MAX	UNIT
R _{mux}	Analog input mux on- resistance	See 图 7-1	See 🕅 7-1		95	250	Ω
R _{samp}	ADC sample switch on- resistance	See 7-1			60	250	Ω
C _{mux}	Input mux capacitance	See 7-1			7	16	pF
C _{samp}	ADC sample capacitance	See 7-1			8	13	pF
I _{AIL}	Analog off-state input leakage current	V _{CCAD} = 3.6 V MAX	$V_{SSAD} < V_{IN} < V_{SSAD}$ + 100 mV	-300	-1	200	nA
			$\rm V_{SSAD}$ + 100 mV < $\rm V_{IN}$ < $\rm V_{CCAD}$ - 200 mV	-200	-0.3	200	
			V_{CCAD} - 200 mV < V_{IN} < V_{CCAD}	-200	1	500	
		V _{CCAD} = 3.6 V MAX	$V_{SSAD} < V_{IN} < V_{SSAD}$ + 100 mV	-8		2	μΑ
I _{AOSB}	Analog on-state input bias		V _{SSAD} + 100 mV < V _{IN} < V _{CCAD} - 200 mV	-4		2	
			V_{CCAD} - 200 mV < V_{IN} < V_{CCAD}	-4		12	
I _{ADREFHI}	AD _{REFHI} input current	$AD_{REFHI} = V_{CCAD}, AD_{REFLO} = V_{SSAD}$				3	mA
	Static supply current	Normal operating mod	Normal operating mode			(2)	mA
'CCAD	Static supply current	ADC core in power-down mode				5	μA

(1) 1 LSB = $(AD_{REFHI} - AD_{REFLO})/2^n$ where n = 10 in 10-bit mode and 12 in 12-bit mode

(2) See Section 5.7.



图 7-1. MibADC Input Equivalent Circuit

表 7-6. MibADC Timing Specifications

PARAMETER		MIN	NOM	MAX	UNIT		
t _{c(ADCLK)} ⁽¹⁾	Cycle time, MibADC clock	33			ns		
t _{d(SH)} ⁽²⁾	Delay time, sample and hold time	200			ns		
t _{d(PU-ADV)}	Delay time from ADC power on until first input can be sampled	1			μs		
	12-BIT MODE						
t _{d(C)}	Delay time, conversion time	400			ns		
t _{d(SHC)} ⁽³⁾	Delay time, total sample/hold and conversion time	600			ns		
10-BIT MODE							
t _{d(C)}	Delay time, conversion time	330			ns		
t _{d(SHC)} ⁽³⁾	Delay time, total sample/hold and conversion time	530			ns		

(1) The MibADC clock is the ADCLK, generated by dividing down the VCLK by a prescale factor defined by the ADCLOCKCR register bits 4:0.

(2) The sample and hold time for the ADC conversions is defined by the ADCLK frequency and the AD<GP>SAMP register for each conversion group. The sample time must be determined by accounting for the external impedance connected to the input channel as well as the internal impedance of the ADC.

(3) This is the minimum sample/hold and conversion time that can be achieved. These parameters are dependent on many factors for example, the prescale settings.
ZHCSA84C-OCTOBER 2012-REVISED MAY 2018

表 7-7. MibADC Operating Characteristics Over Full Ranges of Recommended Operating Conditions

	PARAMETER	DESCRIPTION/CON	IDITIONS		MIN	TYP	MAX	UNIT
CR	Conversion range over which specified accuracy is maintained	AD _{REFHI} - AD _{REFLO}			3		3.6	V
	Wi Ca		With ADC Calibration			1		
7	Offeet Error	Difference between the first ideal transition (from code 000h to 001h) and the actual transition	10-bit mode W	Without ADC Calibration			2	L CD ⁽¹⁾
ZSET	Unset Error		10 hit mede	With ADC Calibration			2	LSB
	12		12-bit mode	Without ADC Calibration			4	
		Difference between the last ideal	10-bit mode				2	
F _{SET}	Gain Error	transition (from code FFEh to FFFh) and the actual transition minus offset.	12-bit mode				3	LSB
_	Differential	Difference between the actual step	10-bit mode				± 1.5	
EDNL	nonlinearity error	width and the ideal value. (See 图 7-2)	12-bit mode				± 2	LSB
		Maximum deviation from the best	10-bit mode				±2	
E _{INL}	Integral nonlinearity error	straight line through the MibADC. MibADC transfer characteristics, excluding the quantization error. (See 🕅 7-3)	12-bit mode				±2	LSB
			10 hit mede	With ADC Calibration			±2	
	Total unadjusted	Maximum value of the difference	10-bit mode	Without ADC Calibration			± 4	
FTOT	error	midstep value. (See 图 7-4)		With ADC Calibration			± 4	LOD
				Without ADC Calibration			±7	

(1) 1 LSB = $(AD_{REFHI} - AD_{REFLO})/2^n$ where n = 10 in 10-bit mode and 12 in 12-bit mode

7.2.4 Performance (Accuracy) Specifications

7.2.4.1 MibADC Nonlinearity Errors

The differential nonlinearity error shown in 🖄 7-2 (sometimes referred to as differential linearity) is the difference between an actual step width and the ideal value of 1 LSB.



图 7-2. Differential Nonlinearity (DNL) Error

The integral nonlinearity error shown in 🕅 7-3 (sometimes referred to as linearity error) is the deviation of the values on the actual transfer function from a straight line.



图 7-3. Integral Nonlinearity (INL) Error

7.2.4.2 MibADC Total Error

The absolute accuracy or total error of an MibADC as shown in 🕅 7-4 is the maximum value of the difference between an analog value and the ideal midstep value.



NOTE A: 1 LSB = $(AD_{REFHI} - AD_{REFLO})/2^n$ where n=10 in 10-bit mode and 12 in 12-bit mode

图 7-4. Absolute Accuracy (Total) Error



7.3 General-Purpose Input/Output

The GPIO module on this device supports one port GIOA. The I/O pins are bidirectional and bit-programmable. GIOA supports external interrupt capability.

7.3.1 Features

The GPIO module has the following features:

- Each I/O pin can be configured as:
 - Input
 - Output
 - Open Drain
- The interrupts have the following characteristics:
 - Programmable interrupt detection either on both edges or on a single edge (set in GIOINTDET)
 - Programmable edge-detection polarity, either rising or falling edge (set in GIOPOL register)
 - Individual interrupt flags (set in GIOFLG register)
 - Individual interrupt enables, set and cleared through GIOENASET and GIOENACLR registers respectively
 - Programmable interrupt priority, set through GIOLVLSET and GIOLVLCLR registers
- Internal pullup/pulldown allows unused I/O pins to be left unconnected

For information on input and output timings see \ddagger 5.11 and \ddagger 5.12

7.4 Enhanced High-End Timer (N2HET)

The N2HET is an advanced intelligent timer that provides sophisticated timing functions for real-time applications. The timer is software-controlled, using a reduced instruction set, with a specialized timer micromachine and an attached I/O port. The N2HET can be used for pulse width modulated outputs, capture or compare inputs, or general-purpose I/O.. It is especially well suited for applications requiring multiple sensor information and drive actuators with complex and accurate time pulses.

7.4.1 Features

The N2HET module has the following features:

- Programmable timer for input and output timing functions
- Reduced instruction set (30 instructions) for dedicated time and angle functions
- 128 words of instruction RAM protected by parity
- User defined number of 25-bit virtual counters for timer, event counters and angle counters
- 7-bit hardware counters for each pin allow up to 32-bit resolution in conjunction with the 25-bit virtual counters
- Up to 19 pins usable for input signal measurements or output signal generation
- Programmable suppression filter for each input pin with adjustable limiting frequency
- Low CPU overhead and interrupt load
- Efficient data transfer to or from the CPU memory with dedicated High-End-Timer Transfer Unit (HTU)
- · Diagnostic capabilities with different loopback mechanisms and pin status readback functionality

7.4.2 N2HET RAM Organization

The timer RAM uses 4 RAM banks, where each bank has two port access capability. This means that one RAM address may be written while another address is read. The RAM words are 96-bits wide, which are split into three 32-bit fields (program, control, and data).

7.4.3 Input Timing Specifications

The N2HET instructions PCNT and WCAP impose some timing constraints on the input signals.



图 7-5. N2HET Input Capture Timings



表 7-8. Dynamic Characteristics for the N2HET Input Capture Functionality

	PARAMETER	MIN ⁽¹⁾ ⁽²⁾	MAX ⁽¹⁾ ⁽²⁾	UNIT
1	Input signal period, PCNT or WCAP for rising edge to rising edge	$(hr)(Ir) t_{c(VCLK2)} + 2$	2 ²⁵ (hr)(lr)t _{c(VCLK2)} - 2	ns
2	Input signal period, PCNT or WCAP for falling edge to falling edge	(hr) (lr) t _{c(VCLK2)} + 2	2 ²⁵ (hr)(lr) t _{c(VCLK2)} - 2	ns
3	Input signal high phase, PCNT or WCAP for rising edge to falling edge	2(hr) t _{c(VCLK2)} + 2	2 ²⁵ (hr)(lr) t _{c(VCLK2)} - 2	ns
4	Input signal low phase, PCNT or WCAP for falling edge to rising edge	2(hr) t _{c(VCLK2)} + 2	2 ²⁵ (hr)(lr) t _{c(VCLK2)} - 2	ns

(1) hr = High-resolution prescaler, configured using the HRPFC field of the Prescale Factor Register (HETPFR).

(2) Ir = Loop-resolution prescaler, configured using the LFPRC field of the Prescale Factor Register (HETPFR).

7.4.4 N2HET Checking

7.4.4.1 Output Monitoring using Dual Clock Comparator (DCC)

N2HET[31] is connected as a clock source for counter 1 in DCC1. This allows the application to measure the frequency of the pulse-width modulated (PWM) signal on N2HET[31].

N2HET[31] can be configured to be an internal-only channel. That is, the connection to the DCC module is made directly from the output of the N2HET module (from the input of the output buffer).

For more information on DCC, see \ddagger 6.6.3.

7.4.5 Disabling N2HET Outputs

Some applications require the N2HET outputs to be disabled under some fault condition. The N2HET module provides this capability through the "Pin Disable" input signal. This signal, when driven low, causes the N2HET outputs identified by a programmable register (HETPINDIS) to be tri-stated.

For more details on the "N2HET Pin Disable" feature, see the device-specific Technical Reference Manual listed in \ddagger 8.2.1.

GIOA[5] and EQEPERR are connected to the "Pin Disable" input for N2HET. In the case of GIOA[5] connection, this connection is made from the output of the input buffer. In the case of EQEPERR, the EQEPERR output signal is asserted in the event of a phase error. This signal is inverted and double-synchronized to VCLK2 for input into the N2HET PIN_nDISABLE port.

The PIN_nDISABLE port input source is selectable between the GIOA[5] and EQEPERR sources. This is achieved through the PINMMR9[1:0] bits.

7.4.6 High-End Timer Transfer Unit (N2HET)

A High-End Timer Transfer Unit (N2HET) can perform DMA type transactions to transfer N2HET data to or from main memory. A Memory Protection Unit (MPU) is built into the N2HET.

7.4.6.1 Features

- CPU independent
- Master Port to access system memory
- 8 control packets supporting dual buffer configuration
- Control packet information is stored in RAM protected by parity
- Event synchronization (N2HET transfer requests)
- Supports 32- or 64-bit transactions
- Addressing modes for N2HET address (8 byte or 16 byte) and system memory address (fixed, 32-bit or 64-bit)
- One shot, circular, and auto switch buffer transfer modes
- Request lost detection

7.4.6.2 Trigger Connections

表 7-9. N2HET Request Line Connection

REQUEST SOURCE	HTU REQUEST
HTUREQ[0]	HTU DCP[0]
HTUREQ[1]	HTU DCP[1]
HTUREQ[2]	HTU DCP[2]
HTUREQ[3]	HTU DCP[3]
HTUREQ[4]	HTU DCP[4]
HTUREQ[5]	HTU DCP[5]
HTUREQ[6]	HTU DCP[6]
HTUREQ[7]	HTU DCP[7]
	REQUEST SOURCEHTUREQ[0]HTUREQ[1]HTUREQ[2]HTUREQ[3]HTUREQ[4]HTUREQ[5]HTUREQ[6]HTUREQ[7]



7.5 Controller Area Network (DCAN)

The DCAN supports the CAN 2.0B protocol standard and uses a serial, multimaster communication protocol that efficiently supports distributed real-time control with robust communication rates of up to 1 Mbps. The DCAN is ideal for applications operating in noisy and harsh environments (for example, automotive and industrial fields) that require reliable serial communication or multiplexed wiring.

7.5.1 Features

Features of the DCAN module include:

- Supports CAN protocol version 2.0 part A, B
- Bit rates up to 1 Mbps
- The CAN kernel can be clocked by the oscillator for baud-rate generation.
- 32 and 16 mailboxes on DCAN1 and DCAN2, respectively
- Individual identifier mask for each message object
- Programmable FIFO mode for message objects
- · Programmable loop-back modes for self-test operation
- Automatic bus on after Bus-Off state by a programmable 32-bit timer
- Message RAM protected by parity
- Direct access to Message RAM during test mode
- CAN RX / TX pins configurable as general-purpose I/O pins
- Message RAM Auto Initialization

For more information on the DCAN, see the device-specific Technical Reference Manual listed in # 8.2.1.

7.5.2 Electrical and Timing Specifications

${\it \pm}$ 7-10. Dynamic Characteristics for the DCANx TX and RX pins

	PARAMETER	MIN	MAX	UNIT
t _{d(CANnTX)}	Delay time, transmit shift register to CANnTX pin ⁽¹⁾		15	ns
t _{d(CANnRX)}	Delay time, CANnRX pin to receive shift register		5	ns

(1) These values do not include rise/fall times of the output buffer.

81

7.6 Local Interconnect Network Interface (LIN)

The SCI/LIN module can be programmed to work either as an SCI or as a LIN. The core of the module is an SCI. The SCI's hardware features are augmented to achieve LIN compatibility.

The SCI module is a universal asynchronous receiver-transmitter that implements the standard nonreturn to zero format. The SCI can be used to communicate, for example, through an RS-232 port or over a K-line.

The LIN standard is based on the SCI (UART) serial data link format. The communication concept is single-master/multiple-slave with a message identification for multicast transmission between any network nodes.

7.6.1 LIN Features

The following are features of the LIN module:

- Compatible to LIN 1.3, 2.0 and 2.1 protocols
- Multibuffered receive and transmit units
- Identification masks for message filtering
- Automatic Master Header Generation
 - Programmable Synch Break Field
 - Synch Field
 - Identifier Field
- Slave Automatic Synchronization
 - Synch break detection
 - Optional baudrate update
 - Synchronization Validation
- 2³¹ programmable transmission rates with 7 fractional bits
- Error detection
- 2 Interrupt lines with priority encoding



7.7 Multibuffered / Standard Serial Peripheral Interface

The MibSPI is a high-speed synchronous serial input/output port that allows a serial bit stream of programmed length (2 to 16 bits) to be shifted in and out of the device at a programmed bit-transfer rate. Typical applications for the SPI include interfacing to external peripherals, such as I/Os, memories, display drivers, and ADCs.

7.7.1 Features

Both Standard and MibSPI modules have the following features:

- 16-bit shift register
- Receive buffer register
- 11-bit baud clock generator
- SPICLK can be internally generated (master mode) or received from an external clock source (slave mode)
- Each word transferred can have a unique format
- SPI I/Os not used in the communication can be used as digital input/output signals

表 7-11.	MibSPI/SPI	Default	Configurations
---------	------------	---------	----------------

MibSPIx/SPIx	l/Os
MibSPI1	MIBSPI1SIMO[0], MIBSPI1SOMI[0], MIBSPI1CLK, MIBSPI1nCS[3:0], MIBSPI1nENA
SPI2	SPI2SIMO, SPI2SOMI, SPI2CLK, SPI2nCS[0]
SPI3	SPI3SIMO, SPI3SOMI, SPI3CLK, SPI3nENA, SPI3nCS[0]

7.7.2 MibSPI Transmit and Receive RAM Organization

The Multibuffer RAM is comprised of 128 buffers. Each entry in the Multibuffer RAM consists of four parts: a 16-bit transmit field, a 16-bit receive field, a 16-bit control field, and a 16-bit status field. The Multibuffer RAM can be partitioned into multiple transfer group with variable number of buffers each.

7.7.3 MibSPI Transmit Trigger Events

Each of the transfer groups can be configured individually. For each of the transfer groups a trigger event and a trigger source can be chosen. A trigger event can be, for example, a rising edge or a permanent low level at a selectable trigger source. Up to 15 trigger sources are available which can be used by each transfer group. These trigger options are listed in $\gtrsim 7-12$.

7.7.3.1 MIBSPI1 Event Trigger Hookup

表 7-12. MIBSPI1 Event Trigger Hookup

EVENT NO.	TGxCTRL TRIGSRC[3:0]	TRIGGER
Disabled	0000	No trigger source
EVENT0	0001	GIOA[0]
EVENT1	0010	GIOA[1]
EVENT2	0011	GIOA[2]
EVENT3	0100	GIOA[3]
EVENT4	0101	GIOA[4]
EVENT5	0110	GIOA[5]
EVENT6	0111	GIOA[6]
EVENT7	1000	GIOA[7]
EVENT8	1001	N2HET[8]
EVENT9	1010	N2HET[10]
EVENT10	1011	N2HET[12]
EVENT11	1100	N2HET[14]
EVENT12	1101	N2HET[16]
EVENT13	1110	N2HET[18]
EVENT14	1111	Internal Tick counter

注

For N2HET trigger sources, the connection to the MibSPI1 module trigger input is made from the input side of the output buffer (at the N2HET module boundary). This way, a trigger condition can be generated even if the N2HET signal is not selected to be output on the pad.

注

For GIOx trigger sources, the connection to the MibSPI1 module trigger input is made from the output side of the input buffer. This way, a trigger condition can be generated either by selecting the GIOx pin as an output pin, or by driving the GIOx pin from an external trigger source.

7.7.4 MibSPI/SPI Master Mode I/O Timing Specifications

表 7-13. SPI Master Mode External Timing Parameters (CLOCK PHASE = 0, SPICLK = output, SPISIMO = output, and SPISOMI = input)⁽¹⁾⁽²⁾⁽³⁾

NO.	PARAMETER			MIN	МАХ	UNIT
1	t _{c(SPC)M}	Cycle time, SPICLK ⁽⁴⁾		40	256t _{c(VCLK)}	ns
Q ⁽⁵⁾	t _{w(SPCH)M}	Pulse duration, SPICLK high (clock polarity = 0)		$0.5 t_{c(SPC)M} - t_{r(SPC)M} - 3$	0.5t _{c(SPC)M} + 3	
2(*)	t _{w(SPCL)M}	Pulse duration, SPICLK low 1)	v (clock polarity =	$0.5 t_{c(\text{SPC})\text{M}} - t_{f(\text{SPC})\text{M}} - 3$	0.5t _{c(SPC)M} + 3	ns
a (5)	t _{w(SPCL)M}	Pulse duration, SPICLK low 0)	v (clock polarity =	$0.5 t_{c(SPC)M} - t_{f(SPC)M} - 3$	0.5t _{c(SPC)M} + 3	
3(0)	t _{w(SPCH)M}	Pulse duration, SPICLK hig 1)	h (clock polarity =	$0.5 t_{c(SPC)M} - t_{r(SPC)M} - 3$	0.5t _{c(SPC)M} + 3	ns
4 (5)	t _{d(SPCH-SIMO)M}	Delay time, SPISIMO valid low (clock polarity = 0)	before SPICLK	$0.5t_{c(SPC)M} - 6$		
4(0)	t _{d(SPCL-SIMO)M}	Delay time, SPISIMO valid high (clock polarity = 1)	before SPICLK	$0.5t_{c(SPC)M} - 6$		ns
r (5)	t _{v(SPCL-SIMO)M}	Valid time, SPISIMO data v low (clock polarity = 0)	alid after SPICLK	$0.5 t_{c(\text{SPC})\text{M}} - t_{f(\text{SPC})} - 4$		
5107	t _{v(SPCH-SIMO)M}	Valid time, SPISIMO data v high (clock polarity = 1)	alid after SPICLK	$0.5t_{c(\text{SPC})\text{M}} - t_{r(\text{SPC})} - 4$		ns
c (5)	t _{su(SOMI-SPCL)M}	Setup time, SPISOMI befor (clock polarity = 0)	e SPICLK low	t _{f(SPC)} + 2.2		
0.,	t _{su(SOMI-SPCH)M}	Setup time, SPISOMI befor (clock polarity = 1)	e SPICLK high	t _{r(SPC)} + 2.2		ns
7(5)	t _{h(SPCL-SOMI)M}	Hold time, SPISOMI data v low (clock polarity = 0)	alid after SPICLK	10		20
	t _{h(SPCH-SOMI)M}	Hold time, SPISOMI data v high (clock polarity = 1)	alid after SPICLK	10		115
		Setup time CS active until	CSHOLD = 0	$\begin{array}{c} C2TDELAY^{*t_{c(VCLK)}} + 2^{*}t_{c(VCLK)} - \\ t_{f(SPICS)} + t_{r(SPC)} - 7 \end{array}$	$\begin{array}{l} (\texttt{C2TDELAY+2}) * t_{\texttt{c(VCLK)}} \texttt{-} t_{\texttt{f(SPICS)}} \texttt{+} \\ t_{\texttt{r(SPC)}} \texttt{+} \texttt{5.5} \end{array}$	
o (6)		polarity = 0)	CSHOLD = 1	$\begin{array}{c} \text{C2TDELAY*} t_{\text{c(VCLK)}} + 3^{*}t_{\text{c(VCLK)}} - \\ t_{\text{f(SPICS)}} + t_{\text{r(SPC)}} - 7 \end{array}$	(C2TDELAY+3) * $t_{c(VCLK)}$ - $t_{f(SPICS)}$ + $t_{r(SPC)}$ + 5.5	115
0.7	^L C2TDELAY	Setup time CS active until	CSHOLD = 0	$\begin{array}{c} C2TDELAY^{*t_{c(VCLK)}+2^{*}t_{c(VCLK)}-}\\ t_{f(SPICS)}+t_{f(SPC)}-7 \end{array}$	(C2TDELAY+2) * $t_{c(VCLK)}$ - $t_{f(SPICS)}$ + $t_{f(SPC)}$ + 5.5	
		= 1)	CSHOLD = 1	$\begin{array}{c} \text{C2TDELAY*} t_{\text{c(VCLK)}} + 3^{*}t_{\text{c(VCLK)}} - \\ t_{\text{f(SPICS)}} + t_{\text{f(SPC)}} - 7 \end{array}$	(C2TDELAY+3) * $t_{c(VCLK)}$ - $t_{f(SPICS)}$ + $t_{f(SPC)}$ + 5.5	115
Q ⁽⁶⁾	t	Hold time SPICLK low until (clock polarity = 0)	CS inactive	$\begin{array}{l} 0.5^{*}t_{c(\text{SPC})\text{M}} + \text{T2}\text{CDELAY}^{*}t_{c(\text{VCLK})} + \\ t_{c(\text{VCLK})} - t_{f(\text{SPC})} + t_{r(\text{SPICS})} - 7 \end{array}$	$\begin{array}{c} 0.5^{*}t_{c(SPC)M} + T2CDELAY^{*}t_{c(VCLK)} + \\ t_{c(VCLK)} \text{ - } t_{f(SPC)} + t_{r(SPICS)} + 11 \end{array}$	ns
9.7	^I T2CDELAY	Hold time SPICLK high until CS inactive (clock polarity = 1)		$\begin{array}{c} 0.5^{*}t_{c(SPC)M} + \text{T2CDELAY}^{*}t_{c(VCLK)} + \\ t_{c(VCLK)} - t_{r(SPC)} + tr(SPICS) - 7 \end{array}$	$0.5^{*}t_{c(SPC)M} + T2CDELAY^{*}t_{c(VCLK)} + t_{c(VCLK)} - t_{r(SPC)} + t_{r(SPICS)} + 11$	ns
10	t _{SPIENA}	SPIENAn Sample point		(C2TDELAY+1) * t _{c(VCLK)} - t _{f(SPICS)} - 29	(C2TDELAY+1)*t _{c(VCLK)}	ns
11	t _{SPIENAW}	SPIENAn Sample point from	m write to buffer		(C2TDELAY+2)*t _{c(VCLK)}	ns

(1) The MASTER bit (SPIGCR1.0) is set and the CLOCK PHASE bit (SPIFMTx.16) is cleared.

 $t_{c(VCLK)}$ = interface clock cycle time = 1 / $f_{(VCLK)}$ (2)

(3) For rise and fall timings, see $\frac{1}{5}$ 5-6.

For rise and fail timings, see \neq 5-6. When the SPI is in Master mode, the following must be true: For PS values from 1 to 255: $t_{c(SPC)M} \ge (PS + 1)t_{c(VCLK)} \ge 40$ ns, where PS is the prescale value set in the SPIFMTx.[15:8] register bits. For PS values of 0: $t_{c(SPC)M} = 2t_{c(VCLK)} \ge 40$ ns. The external load on the SPICLK pin must be less than 60 pF. The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17). (4)

(5)

C2TDELAY and T2CDELAY is programmed in the SPIDELAY register (6)

TMS570LS0432, TMS570LS0332











表 7-14. SPI Master Mode External Timing Parameters (CLOCK PHASE = 1, SPICLK = output, SPISIMO = output, and SPISOMI = input)⁽¹⁾⁽²⁾⁽³⁾

NO.		PARAMETER		MIN	MAX	UNIT
1	t _{c(SPC)M}	Cycle time, SPICLK (4)		40	256t _{c(VCLK)}	ns
a (5)	t _{w(SPCH)M}	Pulse duration, SPICLK high = 0)	(clock polarity	$0.5t_{c(SPC)M} - t_{r(SPC)M} - 3$	0.5t _{c(SPC)M} + 3	
2(3)	t _{w(SPCL)M}	Pulse duration, SPICLK low = 1)	(clock polarity	$0.5t_{c(SPC)M} - t_{f(SPC)M} - 3$	0.5t _{c(SPC)M} + 3	ns
- (5)	t _{w(SPCL)M}	Pulse duration, SPICLK low (clock polarity = 0)		$0.5t_{c(SPC)M}-t_{f(SPC)M}-3$	0.5t _{c(SPC)M} + 3	
3(3)	t _{w(SPCH)M}	Pulse duration, SPICLK high = 1)	(clock polarity	$0.5t_{c(SPC)M} - t_{r(SPC)M} - 3$	0.5t _{c(SPC)M} + 3	ns
(5)	t _{v(SIMO-SPCH)M}	Valid time, SPICLK high afted data valid (clock polarity = 0)	r SPISIMO	0.5t _{c(SPC)M} – 6		
4 ⁽⁵⁾	t _{v(SIMO-SPCL)M}	Valid time, SPICLK low after valid (clock polarity = 1)	SPISIMO data	$0.5t_{c(SPC)M} - 6$		ns
r (5)	t _{v(SPCH-SIMO)M}	Valid time, SPISIMO data va SPICLK high (clock polarity	llid after = 0)	$0.5t_{c(SPC)M}-t_{r(SPC)}-4$		
5(0)	t _{v(SPCL-SIMO)M}	Valid time, SPISIMO data va SPICLK low (clock polarity =	llid after 1)	$0.5 t_{c(SPC)M} - t_{f(SPC)} - 4$		ns
c ⁽⁵⁾	t _{su(SOMI-SPCH)M}	Setup time, SPISOMI before SPICLK high (clock polarity = 0)		t _{r(SPC)} + 2.2		
0(*)	t _{su(SOMI-SPCL)M}	Setup time, SPISOMI before SPICLK low (clock polarity = 1)		t _{f(SPC)} + 2.2		ns
7(5)	t _{v(SPCH-SOMI)M}	Valid time, SPISOMI data valid after SPICLK high (clock polarity = 0)		10		ne
	t _{v(SPCL-SOMI)M}	Valid time, SPISOMI data va SPICLK low (clock polarity =	lid after 1)	10		113
		Setup time CS active until	CSHOLD = 0	$\begin{array}{c} 0.5^{*}t_{c(SPC)M} + \\ (C2TDELAY+2) * t_{c(VCLK)} - \\ t_{f(SPICS)} + t_{r(SPC)} - 7 \end{array}$	$\begin{array}{c} 0.5^{*}t_{c(SPC)M} + \\ (C2TDELAY+2) * t_{c(VCLK)} - \\ t_{f(SPICS)} + t_{r(SPC)} + 5.5 \end{array}$	
o (6)		= 0)	CSHOLD = 1	$\begin{array}{c} 0.5^{*}t_{c(SPC)M} + \\ (C2TDELAY+3) * t_{c(VCLK)} - \\ t_{f(SPICS)} + t_{r(SPC)} - 7 \end{array}$	$\begin{array}{c} 0.5^{*}t_{c(SPC)M} + \\ (C2TDELAY+3) * t_{c(VCLK)} - \\ t_{f(SPICS)} + t_{r(SPC)} + 5.5 \end{array}$	115
0(*)	^I C2TDELAY	Setup time CS active until	CSHOLD = 0	0.5*t _{c(SPC)M} + (C2TDELAY+2) * t _{c(VCLK)} - t _{f(SPICS)} + t _{f(SPC)} - 7	$\begin{array}{c} 0.5^{*}t_{c(SPC)M} + \\ (C2TDELAY+2) * t_{c(VCLK)} - \\ t_{f(SPICS)} + t_{f(SPC)} + 5.5 \end{array}$	
		= 1)	CSHOLD = 1	0.5*t _{c(SPC)M} + (C2TDELAY+3) * t _{c(VCLK)} - t _{f(SPICS)} + t _{f(SPC)} - 7	$\begin{array}{c} 0.5^{*}t_{c(SPC)M} + \\ (C2TDELAY+3) * t_{c(VCLK)} - \\ t_{f(SPICS)} + t_{f(SPC)} + 5.5 \end{array}$	ns
a (6)		Hold time SPICLK low until ((clock polarity = 0)	CS inactive	$\begin{array}{c} T2CDELAY^{*}t_{C(VCLK)} + \\ t_{C(VCLK)} & t_{f(SPC)} + t_{r(SPICS)} - \\ & 7 \end{array}$	$\begin{array}{c} T2CDELAY^{*}t_{C(VCLK)} + \\ t_{C(VCLK)} - t_{f(SPC)} + t_{r(SPICS)} + \\ 11 \end{array}$	ns
9(0)	^T T2CDELAY	Hold time SPICLK high until (clock polarity = 1)	CS inactive	$\begin{array}{c} T2CDELAY^{*t_{c(VCLK)}} + \\ t_{c(VCLK)} - t_{r(SPC)} + t_{r(SPICS)} - \\ 7 \end{array}$	$\begin{array}{c} T2CDELAY^{*t_{c(VCLK)}} + \\ t_{c(VCLK)} & t_{r(SPC)} + t_{r(SPICS)} + \\ 11 \end{array}$	ns
10	t _{SPIENA}	SPIENAn Sample Point		$(C2TDELAY+1)^{*} t_{c(VCLK)} - t_{f(SPICS)} - 29$	(C2TDELAY+1)*t _{c(VCLK)}	ns
11	t _{SPIENAW}	SPIENAn Sample point from	write to buffer		(C2TDELAY+2)*t _{c(VCLK)}	ns

The MASTER bit (SPIGCR1.0) is set and the CLOCK PHASE bit (SPIFMTx.16) is set. (1)

 $t_{c(VCLK)}$ = interface clock cycle time = 1 / $f_{(VCLK)}$ (2)

(3)

For rise and fall timings, see the $\frac{1}{8}$ 5-6. When the SPI is in Master mode, the following must be true: (4) For PS values from 1 to 255: $t_{c(SPC)M} \ge (PS + 1)t_{c(VCLK)} \ge 40$ ns, where PS is the prescale value set in the SPIFMTx.[15:8] register bits. For PS values of 0: $t_{c(SPC)M} = 2t_{c(VCLK)} \ge 40$ ns. The external load on the SPICLK pin must be less than 60 pF.

The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17). C2TDELAY and T2CDELAY is programmed in the SPIDELAY register (5)

(6)

TMS570LS0432, TMS570LS0332

TEXAS INSTRUMENTS www.ti.com.cn





图 7-9. SPI Master Mode Chip Select Timing (CLOCK PHASE = 1)

7.7.5 SPI Slave Mode I/O Timings

表 7-15. SPI Slave Mode External Timing Parameters (CLOCK PHASE = 0, SPICLK = input, SPISIMO = input, and SPISOMI = output)⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

NO.		PARAMETER	MIN	MAX	UNIT
1	t _{c(SPC)S}	Cycle time, SPICLK ⁽⁵⁾	40		ns
a (6)	t _{w(SPCH)S}	Pulse duration, SPICLK high (clock polarity = 0)	14		20
Ζ(*/	t _{w(SPCL)S}	Pulse duration, SPICLK low (clock polarity = 1)	14		ns
a (6)	t _{w(SPCL)S}	Pulse duration, SPICLK low (clock polarity = 0)	14		2
3.57	t _{w(SPCH)S}	Pulse duration, SPICLK high (clock polarity = 1)	14		ns
4 (6)	t _{d(SPCH-SOMI)S}	Delay time, SPISOMI valid after SPICLK high (clock polarity = 0)		t _{rf(SOMI)} + 20	2
4."	t _{d(SPCL-SOMI)S}	Delay time, SPISOMI valid after SPICLK low (clock polarity = 1)		t _{rf(SOMI)} + 20	ns
r (6)	t _{h(SPCH-SOMI)S}	Hold time, SPISOMI data valid after SPICLK high (clock polarity =0)	2		
5(0)	t _{h(SPCL-SOMI)S}	Hold time, SPISOMI data valid after SPICLK low (clock polarity =1)	2		ns
c (6)	t _{su(SIMO-SPCL)S}	Setup time, SPISIMO before SPICLK low (clock polarity = 0)	4		20
0(0)	t _{su(SIMO-SPCH)S}	Setup time, SPISIMO before SPICLK high (clock polarity = 1)	4		ns
7 (6)	t _{h(SPCL-SIMO)S}	Hold time, SPISIMO data valid after SPICLK low (clock polarity = 0)	2		
7.07	t _{h(SPCH-SIMO)S}	Hold time, SPISIMO data valid after S PICLK high (clock polarity = 1)	2		ns
8	t _{d(SPCL-SENAH)} S	Delay time, SPIENAn high after last SPICLK low (clock polarity = 0)	1.5t _{c(VCLK)}	$2.5t_{c(VCLK)} + t_{r(ENA}$	20
	t _{d(SPCH-SENAH)S}	Delay time, SPIENAn high after last SPICLK high (clock polarity = 1)	1.5t _{c(VCLK)}	$\begin{array}{c} 2.5t_{c(VCLK)} + \\ t_{r(ENAn)} + 22 \end{array}$	115
9	t _{d(SCSL-SENAL)S}	Delay time, SPIENAn low after SPICSn low (if new data has been written to the SPI buffer)	t _{f(ENAn)}	t _{c(VCLK)} +t _{f(ENAn)} + 27	ns

The MASTER bit (SPIGCR1.0) is cleared and the CLOCK PHASE bit (SPIFMTx.16) is cleared. (1)

If the SPI is in slave mode, the following must be true: $t_{c(SPC)S} \ge (PS + 1) t_{c(VCLK)}$, where PS = prescale value set in SPIFMTx.[15:8]. (2)

For rise and fall timings, see $\frac{1}{5}$ 5-6. (3)

(4)

(5)

For fise and rail trinings, see $\neq 5-6$. $t_{c(VCLK)}$ = interface clock cycle time = 1 /f_(VCLK) When the SPI is in Slave mode, the following must be true: For PS values from 1 to 255: $t_{c(SPC)S} \ge (PS + 1)t_{c(VCLK)} \ge 40$ ns, where PS is the prescale value set in the SPIFMTx.[15:8] register bits. For PS values of 0: $t_{c(SPC)S} \ge 2t_{c(VCLK)} \ge 40$ ns. The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).

(6)

TMS570LS0432, TMS570LS0332



SPIENAn

SPICSn



图 7-11. SPI Slave Mode Enable Timing (CLOCK PHASE = 0)

9

8

表 7-16. SPI Slave Mode External Timing Parameters (CLOCK PHASE = 1, SPICLK = input, SPISIMO = input, and SPISOMI = output)⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

NO.	PARAMETER		MIN	MAX	UNIT	
1	t _{c(SPC)S}	Cycle time, SPICLK ⁽⁵⁾	40		ns	
O (6)	t _{w(SPCH)S}	Pulse duration, SPICLK high (clock polarity = 0)	14		20	
2(0)	t _{w(SPCL)S}	Pulse duration, SPICLK low (clock polarity = 1)	14		ns	
a (6)	t _{w(SPCL)S}	Pulse duration, SPICLK low (clock polarity = 0)	14		22	
3.47	t _{w(SPCH)S}	Pulse duration, SPICLK high (clock polarity = 1)	14		ns	
4 (6)	t _{d(SOMI-SPCL)S}	Dealy time, SPISOMI data valid after SPICLK low (clock polarity = 0)		t _{rf(SOMI)} + 20		
4(-)	t _{d(SOMI-SPCH)S}	Delay time, SPISOMI data valid after SPICLK high (clock polarity = 1)		t _{rf(SOMI)} + 20	ns	
r (6)	t _{h(SPCL-SOMI)S}	Hold time, SPISOMI data valid after SPICLK high (clock polarity =0)	2			
5(%)	t _{h(SPCH-SOMI)S}	Hold time, SPISOMI data valid after SPICLK low (clock polarity =1)	2		115	
c (6)	t _{su(SIMO-SPCH)S}	Setup time, SPISIMO before SPICLK high (clock polarity = 0)	4			
6.4	t _{su(SIMO-SPCL)S}	Setup time, SPISIMO before SPICLK low (clock polarity = 1)	4		ns	
7(6)	t _{v(SPCH-SIMO)S}	High time, SPISIMO data valid after SPICLK high (clock polarity = 0)	2			
1,	t _{v(SPCL-SIMO)S}	High time, SPISIMO data valid after SPICLK low (clock polarity = 1)	2		ns	
	t _{d(SPCH-SENAH)S}	Delay time, SPIENAn high after last SPICLK high (clock polarity = 0)	1.5t _{c(VCLK)}	$2.5t_{c(VCLK)}+t_{r(ENAn)}+22$		
8	t _{d(SPCL-SENAH)S}	Delay time, SPIENAn high after last SPICLK low (clock polarity = 1)	1.5t _{c(VCLK)}	$2.5t_{c(VCLK)}+t_{r(ENAn)}+22$	ns	
9	t _{d(SCSL-SENAL)S}	Delay time, SPIENAn low after SPICSn low (if new data has been written to the SPI buffer)	t _{f(ENAn)}	$t_{c(VCLK)}$ + $t_{f(ENAn)}$ + 27	ns	
10	t _{d(SCSL-SOMI)S}	Delay time, SOMI valid after SPICSn low (if new data has been written to the SPI buffer)	t _{c(VCLK)}	2t _{c(VCLK)} +t _{rf(SOMI)} + 28	ns	

The MASTER bit (SPIGCR1.0) is cleared and the CLOCK PHASE bit (SPIFMTx.16) is set. (1)

If the SPI is in slave mode, the following must be true: tc(SPC)S ≤ (PS + 1) tc(VCLK), where PS = prescale value set in SPIFMTx.[15:8]. (2) For rise and fall timings, see $\frac{1}{5}$ 5-6. (3)

(4)

 $t_{c(VCLK)}$ = interface clock cycle time = 1 /f_(VCLK) When the SPI is in Slave mode, the following must be true: For PS values from 1 to 255: $t_{c(SPC)S} \ge (PS + 1)t_{c(VCLK)} \ge 40$ ns, where PS is the prescale value set in the SPIFMTx.[15:8] register bits. (5) For PS values of 0: $t_{c(SPC)S} = 2t_{c(VCLK)} \ge 40$ ns. The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).

(6)







图 7-13. SPI Slave Mode Enable Timing (CLOCK PHASE = 1)



7.8 Enhanced Quadrature Encoder (eQEP)

图 7-14 shows the eQEP module interconnections on the device.



图 7-14. eQEP Module Interconnections

7.8.1 Clock Enable Control for eQEPx Modules

The device level control of the eQEP clock is accomplished through the enable/disable of the VCLK clock domain for eQEP only. This is realized using bit 9 of the CLKDDIS register. The eQEP clock source is enabled by default.

7.8.2 Using eQEPx Phase Error

The eQEP module sets the EQEPERR signal output whenever a phase error is detected in its inputs EQEPxA and EQEPxB. This error signal from both the eQEP modules is input to the connection selection multiplexor. As shown in [m] 7-14, the output of this selection multiplexor is inverted and connected to the N2HET module. This connection allows the application to define the response to a phase error indicated by the eQEP modules.

7.8.3 Input Connections to eQEPx Modules

The input connections to each of the eQEP modules can be selected between a double-VCLK-synchronized input or a double-VCLK-synchronized and filtered input, as shown in $\frac{1}{2}$ 7-17.

INPUT SIGNAL	CONTROL FOR DOUBLE-SYNCHRONIZED CONNECTION TO eQEPx	CONTROL FOR DOUBLE-SYNCHRONIZED AND FILTERED CONNECTION TO eQEPx
eQEPA	PINMMR8[0] = 1	PINMMR8[0] = 0 and PINMMR8[1] = 1
eQEPB	PINMMR8[8] = 1	PINMMR8[8] = 0 and PINMMR8[9] = 1
eQEPI	PINMMR8[16] = 1	PINMMR8[16] = 0 and PINMMR8[17] = 1
eQEPS	PINMMR8[24] = 1	PINMMR8[24] = 0 and PINMMR8[25] = 1

表 7-17. Device-Level Input Synchronization

7.8.4 Enhanced Quadrature Encoder Pulse (eQEPx) Timing

表 7-18. eQEPx Timing Requirements

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
	OFD input pariod	Synchronous	2 t _{c(VCLK)}		cycles
^L w(QEPP)	QEP input period	Synchronous, with input filter	2 t _{c(VCLK)} + filter width		cycles
t OEB Index Input High Time		Synchronous	2 t _{c(VCLK)}		cycles
^L w(INDEXH)	QEP index input high time	Synchronous, with input filter	2 t _{c(VCLK)} + filter width		cycles
	QEP Index Input Low Time	Synchronous	2 t _{c(VCLK)}		cycles
w(INDEXL)		Synchronous, with input filter	2 t _{c(VCLK)} + filter width		cycles
t _{w(STROBH}	OFD Stroke Input Lligh Time	Synchronous	2 t _{c(VCLK)}		cycles
)		Synchronous, with input filter	2 t _{c(VCLK)} + filter width		cycles
t _{w(STROBI}	OFD Stroke Input Low Time	Synchronous	2 t _{c(VCLK)}		cycles
)	QEP Strobe input Low Time	Synchronous, with input filter	2 t _{c(VCLK)} + filter width		cycles

表 7-19. eQEPx Switching Characteristics

	PARAMETER	MIN MAX	UNIT
t _{d(CNTR)xin}	Delay time, external clock to counter increment	4 t _{c(VCLK)}	cycles
t _{d(PCS-OUT)QEP}	Delay time, QEP input edge to position compare sync output	6 t _{c(VCLK)}	cycles



8 器件和文档支持

8.1 器件支持

8.1.1 开发支持

德州仪器 (TI) 为 Hercules[™] 安全 MCU 系列产品提供了大量的开发工具,其中包括评估处理器性能、生成 代码、开发算法执行的工具,以及完全集成和调试的软件和硬件模块。

以下产品支持基于 Hercules™ 应用的开发:

软件开发工具

- Code Composer Studio™集成开发环境 (IDE)
 - C/C++ 编译器
 - 代码生成工具
 - 汇编器/连接器
 - 周期精确模拟器
- 应用算法
- 示例 应用 代码

硬件开发工具

- 开发和评估板
- 基于 JTAG 的仿真器 XDS100[™]v2、XDS200、 XDS560[™]v2 仿真器
- 闪存编程工具
- 电源
- 文档和线缆

8.1.1.1 开始使用

本节简要概述了首次开发 TMS570 MCU 器件需采取的几个步骤。有关这些步骤的详细信息,请参阅以下内容:

- 对 TMS570LS043x、TMS570LS033x 和 RM42L432 Hercules ARM Cortex-R4 微控制器进行初始化操 作 (SPNA163)
- 兼容性注意事项: 由 TMS570LS31x/21x 或 TMS570LS12x/11x 迁移至 TMS570LS04x/03x 安全微控制器 (SPNA175)

8.1.2 器件命名规则

为了标示产品开发周期所处的阶段,TI为所有器件的部件号分配了前缀。每个商用系列产品都有这三个前缀中的一个:TMX,TMP或TMS。这些前缀代表了产品开发所处的发展阶段,即从工程原型(TMX)直到完全合格的生产器件(TMS)。

器件开发进化流程:

TMX 试验器件不一定代表最终器件的电气规范标准。

TMP 最终的芯片模型符合器件的电气技术规范,但是未经完整的质量和可靠性验证。

TMS 完全合格的生产器件。

TMX 和 TMP 器件在供货时附带如下免责声明:

"开发中的产品用于内部评估之用。"

TMS 器件的特性已经全部明确,并且器件的质量和可靠性已经完全论证。TI 的标准保修证书适用。

预测显示原型器件(TMX 或者 TMP)的故障率大于标准生产器件。由于它们的预计的最终使用故障率仍未定义,德州仪器建议不要将这些器件用于任何生产系统。只有合格的产品器件将被使用。

图 8-1展示了 TMS570LS0432/0332 的编号和符号命名规则。

	7140		10	0.4		0				0.1	_
Full Part #	IMS	570	LS	04	3	2	В	PZ	Q	Q1	R
Orderable Part #	TMS	570		04	3	2	В	PZ	Q	Q1	R
Prefix: TM TMS = Fully Qualified TMP = Prototype TMX = Samples Core Technology: 570 = Cortex-R4 Architecture: LS = Lockstep CPUs (not included in orderable Flash Memory Size 04 = 384KB 03 = 256KB RAM MemorySize 3 = 32KB Peripheral Set: —	part #) e:										
Die Revision: Blank = Initial Die A = Die Revision A B = Die Revision B Package Type: — PZ = 100-Pin Package											
Temperature Rang Q = -40°C to 125°C Quality Designator Q1 = Automotive	ge: — r: ——										
Shipping Options: R = Tape and Reel											

图 8-1. 器件编号惯例

ZHCSA84C-OCTOBER 2012-REVISED MAY 2018

8.2 文档支持

8.2.1 德州仪器 (TI) 相关文档

以下文档对 TMS570LS0432/0332 微控制器进行了介绍。

- SPNU517 TMS570LS04x/03x 16/32-Bit RISC 闪存微控制器技术参考手册 详述了此器件中的每个外设和子系统的集成、环境、功能 说明以及程序设计模型。
- SPNZ197 TMS570LS0x32 微控制器芯片版本 A 芯片勘误表 描述了针对这款器件的芯片版本功能技术规格的使用说明和已知例外情况。
- SPNZ226 TMS570LS0x32 微控制器芯片版本 B 芯片勘误表 描述了针对这款器件的芯片版本功能技术规格的使用说明和已知例外情况。
- **SPNA207** *计算 Hercules*[™] *Safety MCU 的等效通电时间* 详述了如何利用使用电子表格来计算温度对德 州仪器 (TI) Hercules Safety MCUs 的老化产生的影响。

8.3 相关链接

下表列出了快速访问链接。类别包括技术文档、支持和社区资源、工具和软件以及申请样片或购买产品的快速访问链接。

表 8-1. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具和软件	支持和社区
TMS570LS0432	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TMS570LS0332	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

8.4 Community Resources

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术 规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区为了促进工程师之间的合作,我们创建了 TI 工程师对工程师 (E2E) 社区。在 e2e.ti.com 中,您可以提问、分享知识、拓展思路并与同行工程师一道帮助解决问题。

TI Embedded Processors Wiki Established to help developers get started with Embedded Processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

8.5 商标

Hercules, Code Composer Studio, XDS100, XDS560, E2E are trademarks of Texas Instruments. CoreSight is a trademark of ARM Limited. 配备基于 ARM, Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or

配备基于 ARM, Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

All other trademarks are the property of their respective owners.

8.6 静电放电警告

ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.7 术语表

TI 术语表 这份术语表列出并解释术语、缩写和定义。

8.8 器件识别码寄存器

位于地址 0xFFFFFF0 的器件识别码寄存器可识别此器件若干方面的信息(包括芯片版本)。器件识别码 寄存器的详细信息显示在表 8-2中。该器件的器件识别码寄存器值是:

▶ 版本 0 = 0x8048AD05

www.ti.com.cn

• 版本 A = 0x8048AD0D

• Rev B = 0x8048AD15

(器件识别码寄存器): 添加了芯片版本 B 器件识别码

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CP-15				唯一 ID										技术	
R-1	R-0000000100100 F											R-0			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TECH		I/O 电 压	外设奇 偶校验	闪存	闪存 ECC		版本				1	0	1	
	R-101		R-0	R-1	R	-10	R-1	R-00001					R-1	R-0	R-1

图 8-2. 器件 ID 位分配寄存器

图例: R/W = 读/写; R = 只读; -n = 复位后的值

表 8-2. 器件 ID 位分配寄存器字段说明

位	字段	值	说明
31	CP15		表明协同处理器 15 的存在
		1	CP15 存在
30-17	唯一 ID	100100	芯片版本(修订版)位。
			该位字段具有适用于专用器件配置(芯片)的唯一编号。
16-13	TECH		器件的生产工艺。
		0101	F021
12	I/O 电压		该器件的 I/O 电压。
		0	I/O 是 3.3v
11	外设奇偶校验		外设奇偶校验
		1	外设存储器的奇偶校验
10-9	闪存 ECC		闪存 ECC
		10	带 ECC 的程序存储器
8	RAM ECC		表示 RAM 内存 ECC 是否存在。
		1	ECC 被执行
7-3	修订版本	0	该器件的修订版本。
2-0	系列 ID	101	平台系列 ID 一直是 0b101

8.9 芯片识别寄存器

位于地址 0xFFFFFF7C 和 0xFFFFFF80 的两个芯片 ID 寄存器构成一个 64 位芯片 ID, 其信息参见 表 8-3。

表 8-3. 芯片识别寄存器

项目	位数	位置:
晶圆上的 X 坐标	12	0xFFFFF7C[11:0]
晶圆上的Y 坐标	12	0xFFFFF7C[23:12]
晶圆 #	8	0xFFFFF7C[31:24]
批号 #	24	0xFFFFF80[23:0]
被保留	8	0xFFFFF80[31:24]

ZHCSA84C-OCTOBER 2012-REVISED MAY 2018

TEXAS INSTRUMENTS www.ti.com.cn

8.10 模块认证

以下通信模块已经被授予遵守标准的认证。



8.10.1 DCAN 认证

1

Testhouse C&S group GmbH Am Exer 19b D-38302 Wolfenbuettel Phone: +49 5331/90 555-0 Fax: +49 5331/90 555-110

Authentication

Texas Instruments

•••C&S

····CAN

on CAN Conformance

P10_0294_021_CAN_DL_Test_Authentication_r01.doc Date of Approval: 2011-Feb-08

C&S is worldwide recognized as a neutral expert in testing of communication systems such as CAN Transceiver, CAN, CAN Software Drivers, (CAN) Network Management, FlexRay and LIN. Herewith C&S group is proud to confirm that the followings tests on the subsequently specified device implementations have been performed by C&S resulting in the findings given below:

C&S Conformance Test Results

Manufacturer	Texas Instruments					
Component/Part Number	TMSx70 x021 Microcontroller Family, DCAN Core Release 0xA3170504, 980 A2C0007940000 X470MUF C63C1 P80576 24 YFB-08A9X6W					
Date of Tests	February 2011					
Version of Test Specification	CAN Conformance Test					
	 ISO CAN Conformance Tests according to "ISO 16845:2004 Road vehicles - Controller area network (CAN) - Conformance test plan" and C&S enhancement/ corrections according to "CAN CONFORMANCE TESTING Test Specification C&S Version 2.0 RC" C&S Register Functionality Tests according to "C&S Register Functionality Test Specification V2.0" C&S Robustness Tests according to "C&S Robustness Test Specification V1.4" 					
Corresponding Test Report	P10_0294_020_CAN_DL_Test_report_r01					
1 ISO CAN conformance tests	Pass					
2 C&S Register Functionality tests	Pass					
3 C&S Robustness tests	Pass					
Further Observations	None					

Frank Fischer, CTO

Lothar Kukla, Project Manager

Quote No. P10_0294 R01

图 8-3. DCAN 认证

8.10.2 LIN 认证

8.10.2.1 LIN 主控模式



ihr GmbH Airport Boulevard B 210 D 77836 Rheinmünster Tel.: +49 (0) 7229-18475-0 Fax. +49 (0) 7229-18475-11 Bank: Volksbank Bühl Konto: 1376209 BLZ: 66291400 UST-Id-Nr. DE177221429 Geschäftsführer: Jörg Holzberg Gerichtsstand: Bühl Handelsreg.:Baden-Baden HRB908BH eMail: <u>info@ihr.de</u> Internet: www.ihr.de

图 8-4. LIN 认证 - 主控模式

提交文档反儒音见



8.10.2.2 LIN 受控模式 - 固定波特率

AO I O ■ En	gineering +
	Services & Products
1.	
lin	DAkkS Deutsche
OCAL INTER CONNECT NETWORK	Akkreditierungsstelle D-PL-17201-01-01
	Accredited test lab by DAkkS GmbH according DIN ISO/IEC 17025.
Test Summar	Y
for	
LIN 2.1 Confo	ormance Test - Slave
Client / Manufacturer:	Taxas Instruments
Chefit / Manufacturer.	
	12500 TI Boulevard
Implementation Under Test:	Microcontroller TMS570LS3137
· · · · · · · · · · · · · · · · · · ·	LIN Slave Mode - Fixed Baud Bate Mode
Revision:	SW: 2013-05-31 IHB LIN
Test Sample Marking:	TMX570LS 3137 CZWTQQ1 YFC-2AAQ32W
Test Board:	Gladiator 337 SN# 58 rev. B
Performed Tests:	LIN OSI Laver 2 – Data Link Laver
	Node Configuration / Network Management
Specification References:	LIN Conformance Test Specification, 10-Oct-2008
	for the LIN Specification Package Revision 2.1 . 24-Nov-2006
Result / Status:	The device has <i>passed</i> the test.
Version / Date:	1.0 / 13-May-2013
	Test Summary_DLL21_Slave_Fixed_20121130_130513_TMS570LS_V1.0.doc
Document Number:	20121130
<i>ihr</i> Reference:	
Document Number: ihr Reference: This test summary don't rep	resent a complete test report according the LIN consortium.
Document Number: ihr Reference: This test summary don't rep It contains 16 pages and shall	resent a complete test report according the LIN consortium. not be reproduced except in full without written approval of the <i>ihr</i> Test Center.

ihr GmbH Airport Boulevard B 210 D 77836 Rheinmünster Tel.: +49 (0) 7229-18475-0 Fax. +49 (0) 7229-18475-11 Bank: Volksbank Bühl Konto: 1376209 BLZ: 66291400 UST-Id-Nr. DE177221429

Geschäftsführer: Jörg Holzberg Gerichtsstand: Bühl Handelsreg.:Baden-Baden HRB908BH eMail: <u>info@ihr.de</u> Internet: www.ihr.de

图 8-5. LIN 认证 - 受控模式 - 固定波特率

8.10.2.3 LIN 受控模式 - 自适应波特率

ihr		
	gineering	
	Services & Products	
/ •		
<u>In</u>		DAKKS
LOCAL INTER CONNECT NETWORK		D-PL-17201-01-01
		Accredited test lab by DAkkS GmbH according DIN ISO/IEC 17025. The accreditation is valid for all test methods stated in the certificate.
lest Summar	У	
LIN 2.1 CONTO	ormance lest - S	blave
Client / Manufacturer:	Texas Instruments	
	Automotive Applications	
	12500 TI Boulevard	
	75243 DALLAS, TEXAS	
	UNITED STATES OF AMERICA	
Implementation Under Test:	Microcontroller TMS570LS31	37
	LIN Slave Mode - Adaptive Ba	aud Rate Mode
Revision:	SW: 2013-05-31 IHR LIN	
Test Sample Marking:	TMX570LS 3137 CZWTQQ1	YFC-2AAQ32W
Test Board:	Gladiator 337 SN# 58 rev. B	
Performed Tests:	LIN OSI Layer 2 – Data Link La	ayer
	Node Configuration / Network	Management
Specification References:	LIN Conformance Test Specifi	cation, 10-Oct-2008
	for the LIN Specification Packag	e Revision 2.1 , 24-Nov-2006
Result / Status:	The device has passed the te	st.
Version / Date:	1.0 / 13-May-2013	
Document Number:	Test Summary DLL21 Slave A	dapt TI TMS570LS 130513 V1.0.doc
ihr Reference:	20121130	
This test summary don't repr	esent a complete test report accor	ding the LIN consortium.
It contains 16 pages and shall	not be reproduced except in full with	out written approval of the <i>ihr</i> Test Center.
All performed test results conce	erns the above mentioned IUT revisio	n only.
ihr GmbH	Bank: Volksbank Bühl	Geschäftsführer: Jörg Holzberg
<i>ihr</i> GmbH Airport Boulevard B 210	Bank: Volksbank Bühl Konto: 1376209	Geschäftsführer: Jörg Holzberg Gerichtsstand: Bühl

图 8-6. LIN 认证 - 受控模式 - 自适应波特率

Internet: www.ihr.de

Fax. +49 (0)7229-18475-11



9 机械、封装和可订购产品附录

9.1 封装信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更, 恕不另行通知, 且不会对此文档进行修订。如需获取此数据表的浏览器版本,请参阅左侧的导航栏。



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TMS5700332BPZQQ1	ACTIVE	LQFP	ΡZ	100	90	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TMS570LS 0332BPZQQ1	Samples
TMS5700432BPZQQ1	ACTIVE	LQFP	ΡZ	100	90	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TMS570LS 0432BPZQQ1	Samples
TMS5700432BPZQQ1R	ACTIVE	LQFP	ΡZ	100	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TMS570LS 0432BPZQQ1	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS INSTRUMENTS

www.ti.com

TRAY



31-Jan-2023



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nomina	I											
Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
TMS5700332BPZQQ1	ΡZ	LQFP	100	90	6 x 15	150	315	135.9	7620	20.3	15.4	15.4
TMS5700432BPZQQ1	PZ	LQFP	100	90	6 x 15	150	315	135.9	7620	20.3	15.4	15.4
MECHANICAL DATA

MTQF013A - OCTOBER 1994 - REVISED DECEMBER 1996

PZ (S-PQFP-G100)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for ARM Microcontrollers - MCU category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below :

R7FS3A77C2A01CLK#AC1 R7FS7G27G2A01CLK#AC0 R7FS7G27H2A01CLK#AC0 MB96F119RBPMC-GSE1 MB9BF122LPMC-G-JNE2 MB9BF128SAPMC-GE2 MB9BF529TBGL-GE1 XMC4500-E144F1024 AC EFM32PG1B200F128GM48-C0 CG8349AT STM32F215ZET6TR 26-21/R6C-AT1V2B/CT 5962-8506403MQA STM32F769AIY6TR STM32L4R5ZIY6TR VA10800-D000003PCA EFM32PG1B100F256GM32-C0 EFM32PG1B200F256GM32-C0 EFM32PG1B100F128GM32-C0 STM32F779AIY6TR MB9BF104NAPMC-G-JNE1 CY8C4125FNI-S433T CY8C4247FNQ-BL483T CY8C4725LQI-S401 K32L2A31VLH1A STM32G474PEI6 STM32G474PEI6TR MK26FN2M0CAC18R TM4C1231H6PMI7R S6J336CHTBSC20000 STM32C011F4U6TR STM32C011F6P6 STM32C011F6U6TR STM32C031C6T6 STM32C031F6P6 STM32C031G6U6 STM32F100CBT6 STM32F401CCY6TR STM32F413VGT6TR STM32H725AGI3 STM32H725IGT3 STM32L471RET3 STM32MP133FAE7 STM32U575VGT6 STM32U575ZGT6 STM32WB10CCU5 STM32WB15CCU6 STM32WB35CEU6A STM32WB35CEU6ATR STR710RZH6