

Sample &

Buy



TPS3103, TPS3106, TPS3110

SLVS363G - AUGUST 2001 - REVISED SEPTEMBER 2016

TPS31xx

Technical

Documents

Ultralow Supply-Current Voltage Monitor With Optional Watchdog

Features 1

- Precision Supply Voltage Supervision Range: 0.9 V, 1.2 V, 1.5 V, 1.6 V, 2 V, and 3.3 V
- High Trip-Point Accuracy: 0.75%
- Supply Current of 1.2 µA (Typical)
- **RESET** Defined With Input Voltages as Low as 0.4 V
- Power-On Reset Generator With a Delay Time of 130 ms
- Push/Pull or Open-Drain RESET Outputs
- Package Temperature Range: -40°C to 125°C

Applications 2

- Applications Using Low-Power DSPs, Microcontrollers, or Microprocessors
- Portable and Battery-Powered Equipment
- Intelligent Instruments
- Wireless Communication Systems
- Industrial Equipment
- Notebook and Desktop Computers

Typical Application Schematic 33V 1.6 V V_{DD} V_{CORE} VIO R3 ≶ TPS3106K33DBV DSP R1 MR RSTVDD RESET SENSE RSTSENSE R2 GND GND GND

3 Description

Tools &

Software

The TPS310x and TPS311x families of supervisory circuits provide circuit initialization and timing supervision, primarily for DSP and processor-based systems.

Support &

Community

....

During power-on, RESET is asserted low when the supply voltage (V_{DD}) becomes higher than 0.4 V. Thereafter, the supervisory circuit monitors V_{DD} and keeps the RESET output low as long as V_{DD} remains below the threshold voltage (VIT-). To ensure proper system reset, after V_{DD} surpasses the threshold voltage, an internal timer delays the transition of the RESET signal from low to high for the specified time. When V_{DD} drops below V_{IT-} , the output transitions low again.

All the devices of this family have a fixed-sense threshold voltage (V_{IT}) set by an internal voltage divider.

The TPS3103 and TPS3106 devices have an activelow, open-drain RESET output and either an integrated power-fail input (PFI) or SENSE input with corresponding outputs for monitoring other voltages. The TPS3110 has an active-low push/pull RESET and a watchdog timer to monitor the operation of microprocessors. All three devices have a manual reset pin that can be used to force the outputs low regardless of the sensed voltages.

The product spectrum is designed for supply voltages of 0.9 V up to 3.6 V. The circuits are available in 6-pin SOT-23 packages. The TPS31xx family is characterized for operation over a temperature range of -40°C to 125°C.

Device information				
PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TPS3103xxx				
TPS3106xxx	SOT-23 (6)	2.90 mm × 1.60 mm		
TPS3110xxx				

Device Information⁽¹⁾

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription1
4	Rev	ision History 2
5	Ava	ilable Options 4
6		Configuration and Functions 4
7	Spe	cifications5
	7.1	Absolute Maximum Ratings 5
	7.2	ESD Ratings5
	7.3	Recommended Operating Conditions5
	7.4	Thermal Information 6
	7.5	Electrical Characteristics 6
	7.6	Timing Requirements 8
	7.7	Switching Characteristics 8
	7.8	Typical Characteristics 11
8	Deta	ailed Description 13
	8.1	Overview 13
	8.2	Functional Block Diagrams 13

	8.3	Feature Description 1	5
	8.4	Device Functional Modes 1	7
9	Appl	ication and Implementation1	8
	9.1	Application Information 1	8
	9.2	Typical Application 1	8
10	Pow	er Supply Recommendations 2	0
11	Layo	out	0
	11.1		
	11.2	Layout Example 2	0
12	Devi	ice and Documentation Support 2	1
	12.1	Device Support 2	1
	12.2	Related Links 2	1
	12.3	Receiving Notification of Documentation Updates 2	1
	12.4	Community Resources 2	2
	12.5	Trademarks 2	2
	12.6	Electrostatic Discharge Caution 2	2
	12.7	Glossary 2	2
13	Mec Infor	hanical, Packaging, and Orderable mation 2	2

4 Revision History

Cł	nanges from Revision F (November 2015) to Revision G	Page
•	Changed Package Temperature Range Features bullet to extend to 125°C	1
•	Changed supply voltage and temperature range in last paragraph of Description section	1
•	Changed maximum specifications in Supply voltage, All other pins, and Operating temperature parameters in Absolute Maximum Ratings table	5
•	Changed maximum specifications in V _{DD} , PFI, and T _J parameters of Recommended Operating Conditions table	5
•	Added $T_A = -40^{\circ}$ C to 125°C rows to V_{IT-} parameter of <i>Electrical Characteristics</i> table	6
•	Added second row to V _{IT-(S)} parameter of <i>Electrical Characteristics</i> table	6
•	Changed I _{DD} parameter of <i>Electrical Characteristics</i> table	
•	Changed Typical Characteristics curves TPS3110E09 Supply Current vs Supply Voltage, TPS3110E09 Low-Level Output Voltage vs Low-Level Output Current, TPS3110E09 Low-Level Output Voltage vs Low-Level Output Current, TPS3110E09 High-Level Output Voltage vs High-Level Output Current, and TPS3110K33 High-Level Output Voltage vs High-Level Output Current	,
•	Changed Normalized Threshold Voltage vs Free-Air Temperature curve	
•	Changed supply voltage range in first sentence of Overview section	13
•	Changed supply voltage range in description of Application Information section	18
•	Changed Normalized Threshold Voltage vs Free-Air Temperature figure	19
•	Changed supply voltage range in first sentence of Power Supply Recommendations section	20

Changes from Revision E (September 2007) to Revision F

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Changed title of document	
	Deleted <i>Features</i> bullet for SOT23-6 package	
	Changed front-page figure	
	Changed second paragraph of <i>Description</i> section	

2	Submit Documentation Feedback	Copyright © 2001–2016, Texas Instruments Incorporate



EXAS

www.ti.com

Daga

Page

TEXAS INSTRUMENTS

www.ti.com

TPS3103, TPS3106, TPS3110 SLVS363G – AUGUST 2001–REVISED SEPTEMBER 2016

•	Changed fourth paragraph of Description section	. 1
•	Changed Pin Configuration and Functions section; updated table format	. 4
•	Changed "free-air temperature" to "junction temperature" in Absolute Maximum Ratings condition statement	. 5
•	Deleted clamp current from Absolute Maximum Ratings table; changed to current	. 5
•	Deleted soldering temperature specification from Absolute Maximum Ratings table	. 5
•	Changed "free-air temperature" to "junction temperature" in <i>Recommended Operating Conditions</i> condition statement	. 5
•	Added Thermal Information table; deleted Dissipation Ratings table	. 6
•	Changed "free-air temperature" to "junction temperature" in <i>Electrical Characteristics</i> condition statement	. 6
•	Changed "free-air temperature" to "junction temperature" in <i>Electrical Characteristics</i> condition statement	. 7
•	Changed Switching Characteristics table	. 8
•	Changed Figure 1 title and timing drawing	. 8
•	Changed Figure 2 title	. 9
•	Changed Figure 3	. 9
•	Changed Figure 4	10


TPS3103, TPS3106, TPS3110 SLVS363G-AUGUST 2001-REVISED SEPTEMBER 2016

www.ti.com

5 Available Options

DEVICE	RESET OUTPUT	RSTSENSE, RSTVDD OUTPUT	SENSE INPUT	WDI INPUT	PFO OUTPUT
TPS3103	Open-drain				Open-drain
TPS3106		Open-drain	\checkmark		
TPS3110	Push-pull		1	1	

6 Pin Configuration and Functions



Pin Functions

PIN				1/0	DESCRIPTION	
NAME	TPS3103	TPS3106	TPS3110	I/O	DESCRIPTION	
GND	2	2	2	—	GND	
MR	3	3	3	I	$\frac{Manual-reset}{MR}$ is low and for the time-out period after MR goes high. Leave unconnected or connect to V _{DD} when unused.	
PFI	4	—	_	I	Power-fail input compares to 0.551 V with no additional delay. Connect to V_{DD} if not used.	
PFO	5	—	_	0	Power-fail output. Goes high when voltage at PFI rises above 0.551 V.	
RESET	1	—	1	0	Active-low reset output. Either push-pull or open-drain output stage.	
RSTSENSE	—	5	_	0	Active-low reset output. Logic level at <u>RSTSENSE</u> only depends on the voltage at SENSE and the status of <u>MR</u> .	
RSTVDD	—	1	—	0	Active-low reset output. Logic level at $\overline{\text{RSTVDD}}$ only depends on the voltage at V _{DD} and the status of MR.	
SENSE	—	4	4	I	A reset is asserted if the voltage at SENSE is lower than 0.551 V. Connect to V_{DD} if unused.	
V _{DD}	6	6	6	I	Supply voltage. Powers the device and monitors its own voltage.	
WDI			5	I	Watchdog timer input. If WDI remains high or low longer than the time-out period, then reset is triggered. The timer clears when reset is asserted or when WDI sees a rising edge or a falling edge.	



7 Specifications

7.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage ⁽²⁾	V _{DD}	-0.3	4	V
MR Pin, RESET (push-pull)	V _{MR} , V _{RESET} (push-pull)	-0.3	V _{DD} + 0.3	V
All other pins ⁽²⁾		-0.3	4	V
Maximum low output current	I _{OL}	-5	5	mA
Maximum high output current	I _{OH}	-5	5	mA
Input current	I_{IK} (V _{SENSE} < 0 V or V _{SENSE} > V _{DD})	-10	10	mA
Output current	$I_{OK} (V_O < 0 \text{ V or } V_O > V_{DD})^{(3)}$	-10	10	mA
Continuous total power dissipation	n	See Therm	al Information	
T	Operating, T _J	-40	125	°C
Temperature	Storage, T _{stg}	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND. For reliable operation, the device must not be operated at 3.6 V for more than t = 1000h continuously.

(3) Output is clamped for push-pull outputs by the back gate diodes internal to the IC. No clamp exists for the open-drain outputs.

7.2 ESD Ratings

				VALUE	UNIT
			Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	
V	(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $\ensuremath{\text{pins}}^{(2)}$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating junction temperature range, unless otherwise noted.

		MIN	NOM MAX	UNIT
$V_{DD}^{(1)}$	Supply voltage	0.9	3.6	V
V _{SENSE}	SENSE voltage	0	V _{DD}	V
WDI	High-level input voltage V _{IH} at MR	$0.7 \times V_{DD}$		V
WDI	Low-level input voltage V _{IL} at MR		$0.3 \times V_{DD}$	V
WDI	Input transition rise and fall rate at $\Delta t / \Delta V$ at \overline{MR}		100	ns/V
MR	MR voltage	0	V _{DD}	V
PFI	PFI voltage	0	3.6	V
TJ	Operating temperature	-40	125	°C

(1) For proper operation of SENSE, PFI, and WDI functions: $V_{DD} \ge 0.8 V$.

TPS3103, TPS3106, TPS3110

SLVS363G - AUGUST 2001 - REVISED SEPTEMBER 2016

www.ti.com

STRUMENTS

XAS

7.4 Thermal Information

		TPS31xx	
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	UNIT
		6 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	183.2	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	123.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	29.4	°C/W
ΨJT	Junction-to-top characterization parameter	20.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	29	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

over operating junction temperature range (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT			
			V _{DD} = 3.3 V, I _{OH} = -3 mA						
			$V_{DD} = 1.8 \text{ V}, I_{OH} = -2 \text{ mA}$	0.8)/					
/ _{OH} High-level outp	High-level output voltage		V _{DD} = 1.5 V, I _{OH} = -1 mA	0.8 × V _{DD}			V		
			$V_{DD} = 0.9 \text{ V}, \text{ I}_{OH} = -0.4 \text{ mA}$						
			$V_{DD} = 0.5 \text{ V}, \text{ I}_{OH} = -5 \mu\text{A}$	$0.7 \times V_{DD}$					
			V _{DD} = 3.3 V, I _{OL} = 3 mA						
,			V _{DD} = 1.5 V, I _{OL} = 2 mA			0.0	V		
/ _{OL}	Low-level output voltage		V _{DD} = 1.2 V, I _{OL} = 1 mA			0.3	V		
			$V_{DD} = 0.9 \text{ V}, \text{ I}_{OL} = 500 \mu\text{A}$						
√ _{OL}	Low-level output voltage	RESET only	$V_{DD} = 0.4 \text{ V}, I_{OL} = 5 \mu\text{A}$			0.1	V		
V _{IT-} Negative-going input threshold voltage ⁽¹⁾	TPS31xxE09		0.854	0.86	0.866				
	TPS31xxE12		1.133	1.142	1.151				
	Negative-going input threshold voltage ⁽¹⁾	TPS31xxE15	T - 25°C	1.423	1.434	1.445			
		TPS31xxE16	– T _A = 25°C	1.512	1.523	1.534			
		TPS31xxH20		1.829	1.843	1.857			
		TPS31xxK33		2.919	2.941	2.963	V		
		TPS31xxE09		0.817		0.903			
					TPS31xxE12	T 4000 to 40500	1.084		1.199
		TPS31xxE15	$T_{A} = -40^{\circ}C$ to 125°C	1.362		1.505			
		TPS31xxK33		2.823		3.058			
	Nonetius asias issue		V _{DD} ≥ 0.8 V, T _A = 25°C	0.542	0.551	0.559			
V _{IT-(S)}	Negative-going input threshold voltage ⁽¹⁾	SENSE, PFI	$V_{DD} \ge 0.8 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to}$ 125°C	0.5		0.58	V		
			0.8 V ≤ V _{IT−} < 1.5 V		20				
/ _{HYS}	Hysteresis at V _{DD} input		1.6 V ≤ V _{IT−} < 2.4 V		30		mV		
					50				
Г _(К)	Temperature coefficient of V _{IT} -, PFI, SENSE		$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$		-0.012	-0.019	%/K		
/ _{HYS(S)}	Hysteresis at SENSE, PFI	input	V _{DD} ≥ 0.8 V		15		mV		
. /		MR	$\overline{\text{MR}}$ = V _{DD} , V _{DD} = 3.3 V	-25		25			
Ін	High-level input current	SENSE, PFI, WDI	SENSE, PFI, WDI = V_{DD} , V_{DD} = 3.3 V	-25		25	nA		

(1) To ensure the best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be placed close to the supply terminals.

Copyright © 2001–2016, Texas Instruments Incorporated



Electrical Characteristics (continued)

over operating junction temperature range (unless otherwise noted).

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		MR	$\overline{\text{MR}}$ = 0 V, V _{DD} = 3.3 V	-47	-33	-25	μA
IIL	Low-level input current SENSE, PFI, WDI		SENSE, PFI, WDI = 0 V, $V_{DD} = 3.3 V$	-25		25	nA
I _{OH}	Hig <u>h-level</u> output current at RESET ⁽²⁾	Open-drain	$V_{DD} = V_{IT-} + 0.2 V, V_{OH} = 3.3 V$			200	nA
			$\label{eq:TA} \begin{array}{l} T_A = -40^\circ C \text{ to } 85^\circ C, \ V_{DD} > V_{IT-} \\ (average \ current), \ V_{DD} < 1.8 \ V \end{array}$		1.2	3	
		$\label{eq:TA} \begin{array}{l} T_A = -40^\circ C \text{ to } 125^\circ C, \ V_{DD} > V_{IT-} \\ (average \ current), \ V_{DD} < 1.8 \ V \end{array}$			3		
			$T_A = -40^{\circ}$ C to 85°C, $V_{DD} > V_{IT-}$ (average current), $V_{DD} > 1.8$ V		2 4.5		
	Supply ourrent	Supply current				5.5	
I _{DD}	Supply current					22	μA
			$T_A = -40^{\circ}$ C to 125°C, V _{DD} < V _{IT-} , V _{DD} < 1.8 V			27	
			T_{A} = -40°C to 85°C, V_{DD} < $V_{IT-},$ V_{DD} > 1.8 V			27	
			$T_{\rm A}$ = -40°C to 125°C, $V_{\rm DD}$ < $V_{\rm IT-}, V_{\rm DD}$ > 1.8 V			32	
	Internal pullup resistor at \overline{N}	/R		70	100	130	kΩ
C _{IN}	Input capacitance at MR, S	SENSE, PFI, WDI	$V_{IN} = 0 V$ to V_{DD}		1		pF

(2) Also refers to $\overline{\text{RSTVDD}}$ and $\overline{\text{RSTSENSE}}$.

SLVS363G - AUGUST 2001 - REVISED SEPTEMBER 2016

www.ti.com

7.6 Timing Requirements


A + P = 1 MO C = 50	nE and $T = 40^{\circ}C$ to R	5°C, unless otherwise noted.
$A(R_1 = 1 W \Omega_2, C_1 = 50)$	p_{Γ} , and $r_{A} = -40$ C to o	5 C, unless otherwise noted.


				MIN	TYP	MAX	UNIT
t _{T(OUT)}	Time-out period	at WDI	V _{DD} ≥ 0.85 V	0.55	1.1	1.65	s
	at V_{DD}	$V_{IH} = 1.1 \times V_{IT-}, V_{IL} = 0.9 \times V_{IT-}, V_{IT-} = 0.86 V$	20				
		at MR	$V_{DD} \geq V_{IT-} + 0.2 \; V, \; V_{IL} = 0.3 \; \textbf{x} \; V_{DD}, \; V_{IH} = 0.7 \; \textbf{x} \; V_{DD}$	0.1			
t _W	Pulse duration	at SENSE	$V_{DD} \ge V_{IT-}, V_{IH} = 1.1 \times V_{IT - (S)}, V_{IL} = 0.9 \times V_{IT - (S)}$	20			μS
		at PFI	$V_{DD} \ge 0.85 \text{ V}, \text{ V}_{IH} = 1.1 \times V_{IT - (S)}, \text{V}_{IL} = 0.9 \times V_{IT - (S)}$	20			
		at WDI	$V_{DD} \geq V_{IT-}, V_{IL} = 0.3 \times V_{DD}, V_{IH} = 0.7 \times V_{DD}$	0.3			

7.7 Switching Characteristics

At R_L = 1 MΩ, C_L = 50 pF, and T_A = -40°C to 85°C, unless otherwise noted.


	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _D	Delay time		$V_{DD} \ge 1.1 \times V_{IT-}, \overline{MR} = 0.7 \times V_{DD}.$ See <i>Timing Requirements</i> .	65	130	195	ms
t _{PHL(VDD)}	Propagation delay time, high-to-low level output	V _{DD} to RESET or RSTVDD delay	$V_{IH} = 1.1 \times V_{IT-}, V_{IL} = 0.9 \times V_{IT-}$			40	μS
t _{PHL(SENSE)}	Propagation delay time, high-to-low level output	SENSE to RESET or RSTSENSE delay	$V_{DD} \ge 0.8 \text{ V}, \text{ V}_{IH} = 1.1 \text{ x } \text{V}_{IT-}, \text{ V}_{IL} = 0.9 \text{ x } \text{V}_{IT-}$			40	μS
t _{PHL(PFO)}	Propagation delay time, high-to-low level output	PFI to PFO delay	$V_{DD} \geq 0.8 \text{ V}, \text{V}_{\text{IH}} = 1.1 \text{ x } \text{V}_{\text{IT}-}, \text{V}_{\text{IL}} = 0.9 \text{ x } \text{V}_{\text{IT}-}$			40	μS
t _{PLH(PFO)}	Propagation delay time, low-to-high level output	PFI to PFO delay	$V_{DD} \ge 0.8 \text{ V}, \text{V}_{\text{IH}} = 1.1 \text{ x } \text{V}_{\text{IT}-}, \text{V}_{\text{IL}} = 0.9 \text{ x } \text{V}_{\text{IT}-}$			300	μS
t _{PHL(MR)}	Propagation delay time, high-to-low level output	MR to RESET. RSTVDD, RSTSENSE delay	$V_{DD} \geq 1.1 \times V_{IT-}, V_{IL} = 0.3 \times V_{DD}, V_{IH} = 0.7 \times V_{DD}$		1	5	μS






8










Figure 3. Timing Diagram for TPS3106







Figure 4. Timing Diagram for TPS3110

Copyright © 2001–2016, Texas Instruments Incorporated




7.8 Typical Characteristics



TEXAS INSTRUMENTS

www.ti.com

Typical Characteristics (continued)






8 Detailed Description

8.1 Overview

The TPS310x and TPS311x families of supervisory circuits operate from supply voltages from 0.9 V to 3.6 V and <u>provide</u> circuit initialization and timing supervision for DSP- and processor-based systems. During power-on, RESET is asserted when the supply voltage (V_{DD}) exceeds 0.4 V. The devices monitor V_{DD} and keep the RESET output low as long as V_{DD} remains below the threshold voltage (V_{IT-}). To ensure proper system reset, after V_{DD} surpasses the threshold voltage plus the hysteresis ($V_{IT-} + V_{HYS}$) an internal timer delays the transition of the RESET signal from low to high for the specified time. The delay time starts after V_{DD} has risen above ($V_{IT-} + V_{HYS}$). When V_{DD} drops below V_{IT-} , the output becomes active again.

All the devices of this family have a fixed- V_{DD} threshold voltage (V_{IT}) set by an internal voltage divider. The TPS3103 and TPS3106 devices both have an active-low, open-drain RESET output. The TPS3103 device has an integrated power-fail input (PFI) and corresponding power-fail output (PFO) that can be used for low-battery detection or for monitoring a power supply other than the input supply. The TPS3106 device has a SENSE input with a corresponding output (RSTSENSE) for monitoring voltages other than the input supply. The TPS3110 device has an active-low push/pull RESET and a watchdog timer that is used for monitoring the operation of microprocessors. All three devices have manual reset pin (MR) that can be used to force the outputs low regardless of the sensed voltages.


8.2 Functional Block Diagrams








Functional Block Diagrams (continued)











8.3 Feature Description

8.3.1 Watchdog

The TPS3110 device integrates a watchdog timer that must be periodically triggered by a positive or negative transition of WDI. When the supervising system fails to retrigger the watchdog circuit within the time-out interval, RESET becomes active for the time period (t_D). This event also reinitializes the watchdog timer.

8.3.2 Manual Reset (MR)

Many μ C-based products require manual-reset capability, allowing an operator or logic circuitry to initiate a reset. Logic low at MR asserts reset. Reset remains asserted while MR is low and for a time period (t_D) after MR returns high. The input has an internal 100-k Ω pullup resistor, so it can be left open if it is unused.

Connect a normally open momentary switch from \overline{MR} to GND to create a manual reset function. External debounce is not required. If \overline{MR} is driven from long cables or if the device is used in noisy environments, connecting a 0.1-µF capacitor from MR to GND provides additional noise immunity.

If there is a possibility of transient or DC conditions causing \overline{MR} to rise above V_{DD}, a diode should be used to limit \overline{MR} to a diode drop above V_{DD}.

8.3.3 PFI, PFO


The <u>TPS</u>3103 has an integrated power-fail (PFI) comparator with a separate open-drain (PFO) output. The PFI and PFO can be used for low-battery <u>detection</u>, power-fail warning, or for monitoring a power supply other than the main supply, and has no effect on RESET.

An additional comparator is provided to monitor voltages other than the nominal supply voltage. The power-fail input (PFI) will be compared with an internal voltage reference of 0.551 V. If the input voltage falls below the power-fail threshold ($V_{IT - (S)}$), the power-fail output (PFO) goes low. If it goes above 0.551 V plus approximately 15-mV hysteresis, the output returns to high. By connecting two external resistors, it is possible to supervise any voltage above 0.551 V. The sum of both resistors should be approximately 1 M Ω , to minimize power consumption and to assure that the current into the PFI pin can be neglected, compared with the current through the resistor network. The tolerance of the external resistors should be not more than 1% to ensure minimal variation of sensed voltage. If the power-fail comparator is unused, connect PFI to GND and leave PFO unconnected. For proper operation of the PFI-comparator, the supply voltage (V_{DD}) must be higher than 0.8 V.

8.3.4 SENSE

The voltage at the SENSE input is compared with a reference voltage of 0.551 V. If the voltage at SENSE falls below the sense-threshold ($V_{IT - (S)}$), reset is asserted. On the TPS3106 device, a dedicated RSTSENSE output is available. On the TPS3110 device, the logic signal from SENSE is OR-wired with the logic signal from V_{DD} or MR. An internal timer delays the return of the output to the inactive state, once the voltage at SENSE goes above 0.551 V plus about 15 mV of hysteresis. For proper operation of the SENSE-comparator, the supply voltage must be higher than 0.8 V.

Feature Description (continued)



$$V_{(NEG_TH)} = 0.551 \text{ V} - \frac{R2}{R1} (V_{DD} - 0.551 \text{ V})$$

(1) Resistor may be integrated in microcontroller.

Figure 15. TPS3103 Monitoring a Negative Voltage




Figure 16. TPS3110 in a DSP-System Monitoring Both Supply Voltages



8.4 Device Functional Modes

MR	V _(PFI) > 0.551 V	$V_{DD} > V_{IT-}$	RESET	PFO
L	0	X ⁽¹⁾	L	L
L	1	X	L	Н
Н	0	0	L	L
Н	0	1	Н	L
Н	1	0	L	Н
Н	1	1	Н	Н

Table 1. TPS3103 Function Table

(1) X = Don't care.

Table 2. TPS3106 Function Table

MR	V _(SENSE) > 0.551 V	$V_{DD} > V_{IT-}$	RSTVDD	RSTSENSE
L	X ⁽¹⁾	Х	L	L
Н	0	0	L	L
Н	0	1	Н	L
Н	1	0	L	Н
Н	1	1	Н	Н

(1) X = Don't care.

Table 3. TPS3110 Function Table⁽¹⁾

MR	V _(SENSE) > 0.551 V	$V_{DD} > V_{IT-}$	RESET
L	X ⁽²⁾	Х	L
Н	0	0	L
Н	0	1	L
Н	1	0	L
Н	1	1	Н

(1) Function of watchdog timer not shown.

(2) X = Don't care.

TEXAS INSTRUMENTS

www.ti.com

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS310x and TPS311x families are supervisory circuits made to monitor the input supply and other external voltages greater than 0.551 V. These devices are made to operate from and monitor input supplies ranging from 0.9 V to 3.6 V, and all versions have a manual reset pin. The TPS3103 and TPS3106 both have an active-low, open-drain RESET output. The TPS3103 device has an integrated power-fail input (PFI) and corresponding power-fail output (PFO) that can be used for low-battery detection or for monitoring a power supply other than the input supply and has a short delay time for more immediate triggering of the output. The TPS3106 device has a SENSE input with a corresponding output (RSTSENSE) for monitoring voltages other than the input supply and a longer delay time than the TPS3103 device to minimize accidental triggering of the output. The TPS3110 device has an active-low push/pull RESET and a watchdog timer that is used for monitoring the operation of microprocessors.

9.2 Typical Application




Figure 17. Battery Monitoring With 3-µA Supply Current for Device and Resistor Divider

9.2.1 Design Requirements

In some applications it is necessary to minimize the quiescent current even during the reset period. This is especially true when the voltage of a battery is supervised and the RESET is used to shut down the system or for an early warning. In this case the reset condition will last for a longer period of time. The current drawn from the battery should almost be zero, especially when the battery is discharged.

For this kind of application, either the TPS3103 or TPS3106 device is a good fit. To minimize current consumption, select a version where the threshold voltage is lower than the voltage monitored at V_{DD} . The TPS3106 device has two reset outputs. One output (RSTVDD) is triggered from the voltage monitored at V_{DD} . The other output (RSTSENSE) is triggered from the voltage monitored at SENSE. In the application shown in Figure 17, the TPS3106E09 device is used to monitor the input voltage of two NiCd or NiMH cells. The threshold voltage [V_(TH) = 0.86 V] was chosen as low as possible to ensure that the supply voltage is always higher than the threshold voltage at V_{DD}. The voltage of the battery is monitored using the SENSE input.



(1)

www.ti.com

Typical Application (continued)

9.2.2 Detailed Design Procedure

The voltage divider was calculated to assert a reset using the $\overline{\text{RSTSENSE}}$ output at 2 × 0.8 V = 1.6 V, using Equation 1.

$$R_1 = R_2 \times \left(\frac{V_{TRIP}}{V_{IT-(S)}} - 1\right)$$

where

- V_{TRIP} is the voltage of the battery at which a reset is asserted
- $V_{IT-(S)}$ is the threshold voltage at SENSE = 0.551 V
- R_1 was chosen for a resistor current in the 1-µA range
- With $V_{TRIP} = 1.6 V$
- $R_1 \equiv 1.9 \times R_2$
- $R_1 = 820 \text{ k}\Omega, R_2 = 430 \text{ k}\Omega$

9.2.3 Application Curve




Figure 18. Normalized Threshold Voltage vs Free-Air Temperature

EXAS

10 Power Supply Recommendations

These devices are designed to operate from an input supply with a voltage range between 0.9 V and 3.6 V.

Though not required, it is good analog design practice to place a 0.1- μ F ceramic capacitor close to the VCC pin if the input supply is noisy.

11 Layout

11.1 Layout Guidelines

Follow these guidelines to lay out the printed-circuit-board (PCB) that is used for the TPS310x and TPS3110x family of devices.

- Place the V_{DD} decoupling capacitor close to the device.
- Avoid using long traces for the VCC supply node. The VCC capacitor (C_{VDD}), along with parasitic inductance from the supply to the capacitor, can form an LC tank and create ringing with peak voltages above the maximum V_{DD} voltage.

11.2 Layout Example




Figure 19. Example Layout (DBV Package)



12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

12.1.1.1 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. SPICE models for the TPS310x and TPS311x are available through the respective product folders under *Tools & Software*.

12.1.2 Device Nomenclature

PRODUCT	NOMINAL SUPPLY VOLTAGE	THRESHOLD VOLTAGE, V _{IT-} ⁽²⁾
TPS3103E12DBVR	1.2 V	1.142 V
TPS3103E15DBVR	1.5 V	1.434 V
TPS3103H20DBVR	2.0 V	1.84 V
TPS3103K33DBVR	3.3 V	2.941 V
TPS3106E09DBVR	0.9 V	0.86 V
TPS3106E16DBVR	1.6 V	1.521 V
TPS3106K33DBVR	3.3 V	2.941 V
TPS3110E09DBVR	0.9 V	0.86 V
TPS3110E12DBVR	1.2 V	1.142 V
TPS3110E15DBVR	1.5 V	1.434 V
TPS3110K33DBVR	3.3 V	2.941 V

Table 4. Ordering Information⁽¹⁾

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) Custom threshold voltages are available. Minimum order quantities apply. Contact factory for details and availability.

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS3103	Click here	Click here	Click here	Click here	Click here
TPS3106	Click here	Click here	Click here	Click here	Click here
TPS3110	Click here	Click here	Click here	Click here	Click here

Table 5. Related Links

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.



12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



15-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)					(2)	(6)	(3)		(4/5)	
TPS3103E12DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PFWI	Samples
TPS3103E12DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PFWI	Samples
TPS3103E12DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PFWI	Samples
TPS3103E12DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PFWI	Samples
TPS3103E15DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PFXI	Samples
TPS3103E15DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PFXI	Samples
TPS3103E15DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PFXI	Samples
TPS3103E15DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PFXI	Samples
TPS3103H20DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PFYI	Samples
TPS3103H20DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PFYI	Samples
TPS3103H20DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PFYI	Samples
TPS3103H20DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PFYI	Samples
TPS3103K33DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PGRI	Samples
TPS3103K33DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PGRI	Samples
TPS3103K33DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PGRI	Samples
TPS3103K33DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PGRI	Samples
TPS3106E09DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PFZI	Samples



PACKAGE OPTION ADDENDUM

15-Apr-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3106E09DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PFZI	Samples
TPS3106E09DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PFZI	Samples
TPS3106E09DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PFZI	Samples
TPS3106E16DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PGSI	Samples
TPS3106E16DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PGSI	Samples
TPS3106E16DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PGSI	Samples
TPS3106E16DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PGSI	Samples
TPS3106K33DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PGBI	Samples
TPS3106K33DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PGBI	Samples
TPS3106K33DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PGBI	Samples
TPS3106K33DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PGBI	Samples
TPS3110E09DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PGII	Samples
TPS3110E12DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PGJI	Samples
TPS3110E12DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PGJI	Samples
TPS3110E15DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PGKI	Samples
TPS3110E15DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PGKI	Samples
TPS3110E15DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PGKI	Samples
TPS3110E15DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PGKI	Samples



15-Apr-2017

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS3110K33DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PGLI	Samples
TPS3110K33DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PGLI	Samples
TPS3110K33DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PGLI	Samples
TPS3110K33DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PGLI	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



15-Apr-2017

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS3106 :

Enhanced Product: TPS3106-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3103E12DBVR	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3103E12DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3103E12DBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3103E12DBVT	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3103E15DBVR	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3103E15DBVT	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3103H20DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3103H20DBVR	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3103H20DBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3103H20DBVT	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3103K33DBVR	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3103K33DBVT	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3106E09DBVR	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3106E09DBVT	SOT-23	DBV	6	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3106E16DBVR	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3106E16DBVT	SOT-23	DBV	6	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3106K33DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3106K33DBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3


PACKAGE MATERIALS INFORMATION



www.ti.com

3-Aug-2017

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3110E09DBVR	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3110E12DBVR	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3110E12DBVT	SOT-23	DBV	6	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3110E15DBVR	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3110E15DBVT	SOT-23	DBV	6	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3110K33DBVR	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3110K33DBVT	SOT-23	DBV	6	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3103E12DBVR	SOT-23	DBV	6	3000	203.0	203.0	35.0
TPS3103E12DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS3103E12DBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
TPS3103E12DBVT	SOT-23	DBV	6	250	203.0	203.0	35.0
TPS3103E15DBVR	SOT-23	DBV	6	3000	203.0	203.0	35.0
TPS3103E15DBVT	SOT-23	DBV	6	250	203.0	203.0	35.0
TPS3103H20DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS3103H20DBVR	SOT-23	DBV	6	3000	203.0	203.0	35.0
TPS3103H20DBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
TPS3103H20DBVT	SOT-23	DBV	6	250	203.0	203.0	35.0

PACKAGE MATERIALS INFORMATION



www.ti.com

3-Aug-2017

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3103K33DBVR	SOT-23	DBV	6	3000	203.0	203.0	35.0
TPS3103K33DBVT	SOT-23	DBV	6	250	203.0	203.0	35.0
TPS3106E09DBVR	SOT-23	DBV	6	3000	182.0	182.0	20.0
TPS3106E09DBVT	SOT-23	DBV	6	250	182.0	182.0	20.0
TPS3106E16DBVR	SOT-23	DBV	6	3000	182.0	182.0	20.0
TPS3106E16DBVT	SOT-23	DBV	6	250	182.0	182.0	20.0
TPS3106K33DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS3106K33DBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
TPS3110E09DBVR	SOT-23	DBV	6	3000	182.0	182.0	20.0
TPS3110E12DBVR	SOT-23	DBV	6	3000	182.0	182.0	20.0
TPS3110E12DBVT	SOT-23	DBV	6	250	182.0	182.0	20.0
TPS3110E15DBVR	SOT-23	DBV	6	3000	182.0	182.0	20.0
TPS3110E15DBVT	SOT-23	DBV	6	250	182.0	182.0	20.0
TPS3110K33DBVR	SOT-23	DBV	6	3000	182.0	182.0	20.0
TPS3110K33DBVT	SOT-23	DBV	6	250	182.0	182.0	20.0

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
 - A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
 - È Falls within JEDEC MO-178 Variation AB, except minimum lead width.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Supervisory Circuits category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below :

CAT853STBI-T3 RT9818C-27GU3 DS1232L NCV302HSN45T1G STM6710FWB7F PT7M6127NLTA3EX XC6118C25AGR-G ISL88011IH526Z-TK ISL88013IH529Z-TK ISL88705IP846Z ISL88706IP831Z ISL88708IB844Z ISL88708IP831Z TCM811MERCTR X40420S14-A X40421S14-C X40430S14-A X40430S14I-A X40430S14I-B X40431S14-A X40431S14-B X40431S14-C X40431S14I-A X40431S14I-B X40431S14I-C X4043P-2.7 X4043PI-2.7 X4043S8-2.7T1 X4043S8IZ-2.7 X4043S8IZT1 X4043S8T1 X4045P X4045PI X4045PI-2.7 X4045S8-2.7T1 X4045S8IZ X4045S8T1 X4163P X4163P-2.7 X4163PI X4163PI-2.7 X4163S8 X4165P X4165P-2.7 X4165PI X4165PI-2.7 X4165S8I-2.7 X4283S8I X4323S8-2.7 X4323S8I-2.7