

Technical documentation

TPS785-Q1

ZHCSN73B – JANUARY 2021 – REVISED JANUARY 2022

TPS785-Q1 具有高精度和使能功能的汽车类 **1A**、高 **PSRR** 低压差稳压器

1 特性

ℼ

TEXAS

INSTRUMENTS

- 符合面向汽车应用的 AEC-Q100 标准 : – 温度等级 1:–40°C 至 +125°C,T^A
- 器件结温: − 40°C 至 +150°C,T」
- 输入电压范围:1.7V 至 6.0V
- 可提供以下输出电压:
	- 可调节选项:1.2V 至 5.5V
	- 固定选项:0.65V 至 5.0V
- 输出精度:典型值为 0.5%,最大值为 1.7%
- 低 lo: 25 µ A (典型值)
- 超低压降:
	- 1A 电流时为 315mV (最大值)(3.3V_{OUT})
- 内部软启动时间为 550μs,可降低浪涌电流
- 有源输出放电
- 封装:
	- 3mm × 3mm 可湿性侧面 VSON (8) 封装 – 5 引脚 TO-252,R $_{\theta$ JA = 31.6°C/W

2 应用

- 汽车音响主机
- 混合仪表组
- 远程信息处理控制单元
- 中距离和短距离雷达
- 直流/直流转换器

3 说明

TPS785-Q1 超低压降稳压器 (LDO) 是一款小型低静态 电流 LDO,可提供 1A 电流, 具有出色的线路和负载 瞬态性能。

凭借低输出噪声和出色的 PSRR 性能,此器件适用于 功耗敏感型模拟负载。TPS785-Q1 具有 1.7V 至 6.0V 的输入电压范围和 1.2V 至 5.5V 的可调节输出电压范 围,是一款灵活的后置稳压器件。它还提供 0.65V 至 5.0V 的固定输出电压,为常用电压轨供电。

TPS785-Q1 具有折返电流限制,可在过流条件下降低 功率耗散。EN 端输入有助于满足该系统的电源时序要 求。内部软启动通过控制启动过程来降低浪涌电流,从 而减小使用的输入电容。

TPS785-Q1 提供了有源下拉电路,当被禁用时可以使 输出负载快速放电。

器件信息(1)

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。

典型应用电路

Table of Contents

4 Revision History

注:以前版本的页码可能与当前版本的页码不同

- Added line item for 1.2 V ≤ VOUT < 1.5 V dropout voltage in the DRB package. ... 7
- Changed *Device Nomenclature* table...31

5 Pin Configuration and Functions

图 **5-1. DRB Package (Fixed), 8-Pin VSON (Top View)**

图 **5-2. DRB Package (Adjustable), 8-Pin VSON (Top View)**

图 **5-4. DRB Package (Adjustable) B Version, 8-Pin VSON (Top View)**

图 **5-6. KVU Package (Adjustable), 5-Pin TO-252 (Top View)**

 \blacksquare

表 **5-1. Pin Functions**

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The absolute maximum rating is V_{IN} + 0.3 V or 6.5 V, whichever is smaller.

6.2 ESD Ratings

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

(1) The minimum effective capacitance is 0.47 µF.
(2) Feed-forward capacitor is optional and not requ

Feed-forward capacitor is optional and not required for stability.

6.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

at operating temperature range (T」= $-$ 40°C to +150°C), V_{IN} = V_{OUT(nom)} + 0.75 V or 2.0 V (whichever is greater), I_{OUT} = 1 mA, V_{EN} = V_{IN}, and C_{IN} = C_{OUT} = 1 µF, unless otherwise noted. All typical values at T_J = 25°C.

6.5 Electrical Characteristics (continued)

at operating temperature range (T」= -40°C to +150°C), V_{IN} = V_{OUT(nom)} + 0.75 V or 2.0 V (whichever is greater), I_{OUT} = 1 mA, V_{EN} = V_{IN}, and C_{IN} = C_{OUT} = 1 µF, unless otherwise noted. All typical values at T_J = 25°C.

(1) Resistor tolerance is not included in overall accuracy in the adjustable version.

(2) The settling time is measured from when I_{OUT} is stepped from 300 mA to 700 mA to when the output voltage recovers to V_{OUT} = $V_{OUT(nom)}$ - 5 mV.

(3) This specification is verified by design.

(4) The output is being forced to 90% of the nominal V_{OUT} value.

(5) Based on ambient temperature power dissipation should be limited to avoid thermal shutdown.

(6) This specification is in relation to the change from the nominal output voltage ($V_{\text{OUT(nom)}}$).

6.6 Typical Characteristics

7 Detailed Description

7.1 Overview

The TPS785-Q1 is an ultra low-dropout, high PSRR, high-accuracy linear voltage regulator that is optimized for excellent transient performance. These characteristics make the device ideal for most automotive applications.

This regulator offers foldback current limit, output enable, active discharge, undervoltage lockout (UVLO), and thermal protection.

7.2 Functional Block Diagrams

图 **7-1. Adjustable Version Block Diagram**

图 **7-2. Fixed Version Block Diagram**

7.3 Feature Description

7.3.1 Foldback Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a hybrid brickwall-foldback scheme. The current limit transitions from a brickwall scheme to a foldback scheme at the foldback voltage ($V_{FOLDBACK}$). In a high-load current fault with the output voltage above $V_{FOLDBACK}$, the brickwall scheme limits the output current to the current limit (I_{CL}). When the voltage drops below $V_{FOLDBACK}$, a foldback current limit activates that scales back the current as the output voltage approaches GND. When the output is shorted, the device supplies a typical current called the shortcircuit current limit (I_{SC}). I_{CL} and I_{SC} are listed in the *Electrical Characteristics* table.

For this device, $V_{\text{FOLDBACK}} = 0.4 \times V_{\text{OUT(NOM)}}$.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brickwall current limit, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{CL}]$. When the device output is shorted and the output is below V_{FOLDBACK}, the pass transistor dissipates power $[(V_{1N} - V_{OUT}) \times I_{SC}]$. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the *Know Your Limits* application report.

图 7-3 shows a diagram of the foldback current limit.

图 **7-3. Foldback Current Limit**

7.3.2 Output Enable

The enable pin (EN) is active high. Enable the device by forcing the voltage of the enable pin to exceed the minimum EN pin high-level input voltage (see the *Electrical Characteristics* table). Turn off the device by forcing the voltage of the enable pin to drop below the maximum EN pin low-level input voltage (see the *Electrical Characteristics* table). If shutdown capability is not required, connect EN to IN.

This device has an internal pulldown circuit that activates when the device is disabled to actively discharge the output voltage.

7.3.3 Active Discharge

The device has an internal pulldown MOSFET that connects an R_{PULLDOWN} resistor to ground when the device is disabled to actively discharge the output voltage. The active discharge circuit is activated by the enable pin.

Do not rely on the active discharge circuit to discharge the output voltage after the input supply has collapsed because reverse current can possibly flow from the output to the input. This reverse current flow can cause damage to the device, especially when a large output capacitor is used. Limit reverse current to no more than 5% of the device rated current for a short period of time.

7.3.4 Undervoltage Lockout (UVLO) Operation

The UVLO circuit ensures that the device stays disabled before its input supply reaches the minimum operational voltage range, and ensures that the device shuts down when the input supply collapses. $\boxed{\mathbb{R}$ 7-4 shows the UVLO circuit response to various input voltage events. The diagram can be separated into the following parts:

- Region A: The device does not start until the input reaches the UVLO rising threshold.
- Region B: Normal operation, regulating device.
- Region C: Brownout event above the UVLO falling threshold (UVLO rising threshold UVLO hysteresis). The output may fall out of regulation but the device remains enabled.
- Region D: Normal operation, regulating device.
- Region E: Brownout event below the UVLO falling threshold. The device is disabled in most cases and the output falls because of the load and active discharge circuit. The device is reenabled when the UVLO rising threshold is reached by the input voltage and a normal start-up follows.
- Region F: Normal operation followed by the input falling to the UVLO falling threshold.
- Region G: The device is disabled when the input voltage falls below the UVLO falling threshold to 0 V. The output falls because of the load and active discharge circuit.

图 **7-4. Typical UVLO Operation**

7.3.5 Dropout Voltage

Dropout voltage (V_{DO}) is defined as the input voltage minus the output voltage (V_{IN} - V_{OUT}) at the rated output current (I_{RATED}), where the pass transistor is fully on. I_{RATED} is the maximum I_{OUT} listed in the *Recommended Operating Conditions* table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance $(R_{DS(ON)})$ of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the $R_{DS(ON)}$ of the device.

$$
R_{DS(ON)} = \frac{V_{DO}}{I_{RATED}} \tag{1}
$$

7.3.6 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature $(\mathsf{T}_{\mathsf{J}})$ of the pass transistor rises to $\mathsf{T}_{\mathsf{SD}(\mathsf{shutdown})}$ (typical). Thermal shutdown hysteresis assures that the device resets (turns on) when the temperature falls to $T_{SD(reset)}$ (typical).

The thermal time-constant of the semiconductor die is fairly short, thus the device may cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during startup can be high from large V_{IN} - V_{OUT} voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before startup completes.

For reliable operation, limit the junction temperature to the maximum listed in the *Recommended Operating Conditions* table. Operation above this maximum temperature causes the device to exceed its operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

7.4 Device Functional Modes

7.4.1 Device Functional Mode Comparison

The *Device Functional Mode Comparison* table shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

7.4.2 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage ($V_{\text{OUT(nom)}} + V_{\text{DO}}$)
- The output current is less than the current limit $(I_{\text{OUT}} < I_{\text{CL}})$
- The device junction temperature is less than the thermal shutdown temperature (T_J < T_{SD})
- The enable voltage has previously exceeded the enable rising threshold voltage and has not yet decreased to less than the enable falling threshold

7.4.3 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout, $V_{IN} < V_{OUT(NOM)} + V_{DO}$, directly after being in a normal regulation state, but *not* during startup), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ($V_{\text{OUT(NOM)}}$ + V_{DO}), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

7.4.4 Disabled

The output of the device can be shutdown by forcing the voltage of the enable pin to less than the maximum EN pin low-level input voltage (see the *Electrical Characteristics* table). When disabled, the pass transistor is turned off, internal circuits are shutdown, and the output voltage is actively discharged to ground by an internal discharge circuit from the output to ground.

8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围,TI 不担保其准确性和完整性。TI 的客 户应负责确定 器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information

8.1.1 Recommended Capacitor Types

The device is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. As a rule of thumb, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors recommended in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.

8.1.2 Input and Output Capacitor Requirements

The device requires an input capacitor of 1.0 µF or larger as specified in the *Recommended Operating Conditions* table for stability. A higher value capacitor may be necessary if large, fast rise-time load or line transients are anticipated or if the device is located several inches from the input power source.

The device also requires an output capacitor of 1.0 µF or larger as specified in the *Recommended Operating Conditions* table for stability. Dynamic performance of the device is improved by using a higher capacitor than the minimum output capacitor.

8.1.3 Adjustable Device Feedback Resistors

The device requires external feedback divider resistors to set the output voltage. \boxtimes 8-1 shows how the output voltage of an adjustable device can be configured from 1.2 V to 5.5 V by using a resistor divider network.

图 **8-1. Adjustable Operation**

方程式 2 calculates the values of the R₁ and R₂ resistors to set the output voltage:

 $V_{\text{OUT}} = V_{\text{FB}} \times (1 + R_1 / R_2) + I_{\text{FB}} \times R_1$ (2)

To disregard the effect of the FB pin current error term in 方程式 2 and to achieve best accuracy, choose R₂ to be equal to or smaller than 550 kΩ so that the current flowing through R₁ and R₂ is at least 100 times larger than the I_{FB} current listed in the *Electrical Characteristics* table. Lowering the value of R_2 increases the immunity against noise injection. Increasing the value of R_2 reduces the quiescent current for achieving higher efficiency at low load currents. 方程式 3 calculates the setting that provides the maximum feedback divider series resistance.

$$
(\mathsf{R}_1 + \mathsf{R}_2) \leqslant \mathsf{V}_{\mathsf{OUT}} / (\mathsf{I}_{\mathsf{FB}} \times 100) \tag{3}
$$

8.1.4 Load Transient Response

The load-step transient response is the output voltage response by the LDO to a step in load current, whereby output voltage regulation is maintained. There are two key transitions during a load transient response: the transition from a light to a heavy load and the transition from a heavy to a light load. The regions shown in $\&$ 8-2 are broken down as follows. Regions A, E, and H are where the output voltage is in steady-state.

图 **8-2. Load Transient Waveform**

During transitions from a light load to a heavy load, the:

- Initial voltage dip is a result of the depletion of the output capacitor charge and parasitic impedance to the output capacitor (region B)
- Recovery from the dip results from the LDO increasing its sourcing current, and leads to output voltage regulation (region C)
- Initial voltage rise results from the LDO sourcing a large current, and leads to the output capacitor charge to increase (region F)
- Recovery from the rise results from the LDO decreasing its sourcing current in combination with the load discharging the output capacitor (region G)

A larger output capacitance reduces the peaks during a load transient but slows down the response time of the device. A larger DC load also reduces the peaks because the amplitude of the transition is lowered and a higher current discharge path is provided for the output capacitor.

8.1.5 Exiting Dropout

Some applications have transients that place the LDO into dropout, such as slower ramps on V_{IN} during start-up. As with other LDOs, the output can overshoot on recovery from these conditions. A ramping input supply causes an LDO to overshoot on start-up, as shown in \boxtimes 8-3, when the slew rate and voltage levels are in the correct range. Use an enable signal to avoid this condition.

图 **8-3. Start-Up Into Dropout**

Line transients out of dropout can also cause overshoot on the output of the regulator. These overshoots are caused by the error amplifier having to drive the gate capacitance of the pass element and bring the gate back to the correct voltage for proper regulation. \mathbb{R} 8-4 illustrates what is happening internally with the gate voltage and how overshoot can be caused during operation. When the LDO is placed in dropout, the gate voltage (V_{GS}) is pulled all the way down to ground to give the pass device the lowest on-resistance as possible. However, if a line transient occurs when the device is in dropout, the loop is not in regulation and can cause the output to overshoot until the loop responds and the output current pulls the output voltage back down into regulation. If these transients are not acceptable, then continue to add input capacitance in the system until the transient is slow enough to reduce the overshoot.

图 **8-4. Line Transients From Dropout**

8.1.6 Dropout Voltage

The device uses a PMOS pass transistor to achieve low dropout. When $(V_{IN} - V_{OUT})$ is less than the dropout voltage (V_{DO}), the PMOS pass device is in the linear region of operation and the input-to-output resistance is the $R_{DS(ON)}$ of the PMOS pass element. V_{DO} scales approximately with output current because the PMOS device behaves like a resistor in dropout mode. As with any linear regulator, PSRR and transient response degrade as $(V_{IN} - V_{OUT})$ approaches dropout operation.

8.1.7 Reverse Current

As with most LDOs, excessive reverse current can damage this device.

Reverse current flows through the body diode on the pass element instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device as a result of one of the following conditions:

- Degradation caused by electromigration
- Excessive heat dissipation
- Potential for a latch-up condition

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of V_{OUT} > V_{IN} + 0.3 V:

- If the device has a large C_{OUT} and the input supply collapses with little or no load current
- The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, external protection must be used to protect the device. \boxtimes 8-5 shows one approach of protecting the device.

8.1.8 Feed-Forward Capacitor (CFF)

For the adjustable-voltage version device, a feed-forward capacitor (C_{FF}) can be connected from the OUT pin to the FB pin. C_{FF} improves transient, noise, and PSRR performance, but is not required for regulator stability. Recommended C_{FF} values are listed in the *Recommended Operating Conditions* table. A higher capacitance C_{FF} can be used; however, the startup time increases. For a detailed description of C_{FF} tradeoffs, see the *Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator* application report.

8.1.9 Power Dissipation (P_D)

Circuit reliability demands that proper consideration be given to device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must be as free as possible of other heat-generating devices that cause added thermal stresses.

As a first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. Use 方程式 4 to approximate P_D :

$$
P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \tag{4}
$$

Power dissipation can be minimized, and thus greater efficiency achieved, by proper selection of the system voltage rails. Proper selection allows the minimum input-to-output voltage differential to be obtained. The low dropout of the TPS785-Q1 allows for maximum efficiency across a wide range of output voltages.

The main heat conduction path for the device is through the thermal pad on the package. As such, the thermal pad must be soldered to a copper pad area under the device. This pad area contains an array of plated vias that conduct heat to any inner plane areas or to a bottom-side copper plane.

The maximum power dissipation determines the maximum allowable junction temperature $(\mathsf{T}_{\mathsf{J}})$ for the device. According to 方程式 5, power dissipation and junction temperature are most often related by the junction-toambient thermal resistance (R_{θJA}) of the combined PCB and device package and the temperature of the ambient air (T_A). 方程式 6 rearranges 方程式 5 for output current.

$$
T_{J} = T_{A} + (R_{\theta_{JA}} \times P_{D})
$$
\n
$$
I_{OUT} = (T_{J} - T_{A}) / [R_{\theta_{JA}} \times (V_{IN} - V_{OUT})]
$$
\n(6)

Unfortunately, this thermal resistance $(R_{\theta JA})$ is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The R_{θ, JA} recorded in the *Recommended Operating Conditions* table is determined by the JEDEC standard, PCB, and copper-spreading area, and is only used as a relative measure of package thermal performance. For a well-designed thermal layout, $R_{\theta, JA}$ is actually the sum of the VSON package junction-tocase (bottom) thermal resistance (R $_{\theta$ JC(bot)) plus the thermal resistance contribution by the PCB copper.

8.1.9.1 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the LDO when in-circuit on a typical PCB board application. These metrics are not strictly speaking thermal resistances, but rather offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of the copper-spreading area. The key thermal metrics (Ψ_{JT} and ΨJB) are used in accordance with 方程式 7 and are given in the *Recommended Operating Conditions* table.

$$
\Psi_{\text{JT}} : T_{\text{J}} = T_{\text{T}} + \Psi_{\text{JT}} \times P_{\text{D}} \text{ and } \Psi_{\text{JB}} : T_{\text{J}} = T_{\text{B}} + \Psi_{\text{JB}} \times P_{\text{D}} \tag{7}
$$

where:

- P_D is the power dissipated as explained in 方程式 4
- \bullet T_T is the temperature at the center-top of the device package, and
- \cdot T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

8.1.9.2 Recommended Area for Continuous Operation

The operational area of an LDO is limited by the dropout voltage, output current, junction temperature, and input voltage. The recommended area for continuous operation for a linear regulator is given in $\&$ 8-6 and can be separated into the following parts:

- Dropout voltage limits the minimum differential voltage between the input and the output ($V_{IN} V_{OUT}$) at a given output current level. See the *Dropout Voltage* section for more details.
- The rated output currents limits the maximum recommended output current level. Exceeding this rating causes the device to fall out of specification.
- The rated junction temperature limits the maximum junction temperature of the device. Exceeding this rating causes the device to fall out of specification and reduces long-term reliability.
	- The shape of the slope is given by 方程式 6. The slope is nonlinear because the maximum rated junction temperature of the LDO is controlled by the power dissipation across the LDO; thus when $V_{IN} - V_{OUT}$ increases the output current must decrease.
- The rated input voltage range governs both the minimum and maximum of $V_{\text{IN}} V_{\text{OUT}}$.

图 8-6 shows the recommended area of operation for this device on a JEDEC-standard high-K board with a RθJA as given in the *Recommended Operating Conditions* table.

图 **8-6. Region Description of Continuous Operation Regime**

8.1.9.3 Power Dissipation versus Ambient Temperature

 \boxtimes 8-7 is based off of a JESD51-7 four-layer high-K board. The allowable power dissipation was estimated using the following equation. As disscussed in the *An empirical analysis of the impact of board layout on LDO thermal performance* application report, thermal dissipation can be improved in the JEDEC high-K layout by adding top layer copper and increasing the number of thermal vias. If a good thermal layout is used, the allowable thermal dissipation can be improved by up to 50%.

图 **8-7. Allowable Power Dissipation**

8.2 Typical Application

图 **8-8. Operation From a DC/DC Converter**

8.2.1 Design Requirements

 $\overline{\mathcal{R}}$ 8-1 summarizes the design requirement for this application.

表 **8-1. Design Parameters**

8.2.2 Detailed Design Procedure

For this design example, the 3.3-V, fixed-version device is selected. The device is powered of a DC/DC converter connected to a battery. A 750-mV headroom between V_{IN} and V_{OUT} is used to keep the device within the dropout voltage specification and to ensure the device stays in regulation under all load and temperature conditions for this design.

8.2.3 Application Curve

A 10-µF capacitor is used to reduce overshoot and undershoot of output voltage during load transients with ramps rates greater than 1 A/ μ s. $\boxed{8}$ 8-9 shows a capture of load transient behavior for this application.

图 **8-9. IOUT Transient From 1 mA to 600 mA**

9 Power Supply Recommendations

This device is designed to operate from an input supply voltage range of 1.95 V to 6.0 V. The input supply must be well regulated and free of spurious noise. To ensure that the output voltage is well regulated and dynamic performance is optimum, the input supply must be at least $V_{\text{OUT(nom)}} + 0.75$ V. TI requires using a 1-µF or greater input capacitor to reduce the impedance of the input supply, especially during transients.

10 Layout

10.1 Layout Guidelines

- Place input and output capacitors as close to the device as possible.
- Use copper planes for device connections in order to optimize thermal performance.
- Place thermal vias around the device to distribute the heat.
- Only place tented thermal vias directly beneath the thermal pad of the DRB package. An untented via can wick solder or solder paste away from the thermal pad joint during the soldering process, leading to a compromised solder joint on the thermal pad.

10.1.1 Additional Layout Considerations

The high impedance of the FB pin makes the regulator sensitive to parasitic capacitances that may couple undesirable signals from nearby components (especially from logic and digital devices, such as microcontrollers and microprocessors); these capacitively coupled signals may produce undesirable output voltage transients. In these cases, TI recommends using a fixed-voltage version of the device, or isolating the FB node by placing a copper ground plane on the layer directly underneath the LDO circuitry and FB pin to minimize any undesirable signal coupling.

10.2 Layout Examples

图 **10-9. Layout Example for the KVU Package Adjustable Version**

Represents a thermal via

图 **10-8. Layout Example for the DRB Package Fixed Version**

图 **10-10. Layout Example for the KVU Package Fixed Version**

11 Device and Documentation Support

11.1 Device Support

11.1.1 Device Nomenclature

表 **11-1. Device Nomenclature**

(1) For the most current package and ordering information see the *Package Option Addendum* at the end of this document, or visit the device product folder on www.ti.com.

(2) Output voltages from 0.65 V to 5.5 V in 50-mV increments are available. Contact the factory for details and availability.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, *Universal Low-Dropout (LDO) Linear Voltage Regulator MultiPkgLDOEVM-823 Evaluation Module* user's guide
- Texas Instruments, *Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator* application report
- Texas Instruments, *An empirical analysis of the impact of board layout on LDO thermal performance* application report

11.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更 改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.6 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TEXAS NSTRUMENTS

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

PACKAGE MATERIALS INFORMATION

www.ti.com 22-Dec-2021

*All dimensions are nominal

KVU (R-PSFM-G5)

PLASTIC FLANGE-MOUNT PACKAGE

- A. All linear dimensions are in inches (millimeters).
	- B. This drawing is subject to change without notice.
	- $\sqrt{\hat{C}}$ The center lead is in electrical contact with the exposed thermal tab.
	- D. Body Dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.006 (0,15) per side. E. Falls within JEDEC TO-252 variation AD.

LAND PATTERN DATA

NOTES:

- All linear dimensions are in millimeters. А. **B.** This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is an alternate information source for PCB land pattern designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting E. recommendations for vias placed in thermal pad.

GENERIC PACKAGE VIEW

VSON - 1 mm max height
PLASTIC SMALL OUTLINE - NO LEAD

Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L

DRB0008J

PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD

- per ASME Y14.5M.
This drawing is subject to change without notice.
-
-

EXAMPLE BOARD LAYOUT

DRB0008J VSON - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD

NOTES: (continued)

-
- on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DRB0008J VSON - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [LDO Voltage Regulators](https://www.xonelec.com/category/semiconductors/integrated-circuits-ics/power-management-ics/voltage-regulators-voltage-controllers/ldo-voltage-regulators) *category:*

Click to view products by [Texas Instruments](https://www.xonelec.com/manufacturer/texasinstruments) *manufacturer:*

Other Similar products are found below :

[AP7363-SP-13](https://www.xonelec.com/mpn/diodesincorporated/ap7363sp13) [NCV8664CST33T3G](https://www.xonelec.com/mpn/onsemiconductor/ncv8664cst33t3g) [L79M05TL-E](https://www.xonelec.com/mpn/onsemiconductor/l79m05tle) [AP7362-HA-7](https://www.xonelec.com/mpn/diodesincorporated/ap7362ha7) [PT7M8202B12TA5EX](https://www.xonelec.com/mpn/diodesincorporated/pt7m8202b12ta5ex) [TCR3DF185,LM\(CT](https://www.xonelec.com/mpn/toshiba/tcr3df185lmct) [TLF4949EJ](https://www.xonelec.com/mpn/infineon/tlf4949ej) [NCP4687DH15T1G](https://www.xonelec.com/mpn/onsemiconductor/ncp4687dh15t1g) [NCV8703MX30TCG](https://www.xonelec.com/mpn/onsemiconductor/ncv8703mx30tcg) [LP2951CN](https://www.xonelec.com/mpn/onsemiconductor/lp2951cn) [NCV4269CPD50R2G](https://www.xonelec.com/mpn/onsemiconductor/ncv4269cpd50r2g) [AP7315-25W5-7](https://www.xonelec.com/mpn/diodesincorporated/ap731525w57) [NCV47411PAAJR2G](https://www.xonelec.com/mpn/onsemiconductor/ncv47411paajr2g) [AP2111H-1.2TRG1](https://www.xonelec.com/mpn/diodesincorporated/ap2111h12trg1) [ZLDO1117QK50TC](https://www.xonelec.com/mpn/diodesincorporated/zldo1117qk50tc) [AZ1117ID-ADJTRG1](https://www.xonelec.com/mpn/diodesincorporated/az1117idadjtrg1) [NCV4263-2CPD50R2G](https://www.xonelec.com/mpn/onsemiconductor/ncv42632cpd50r2g) [NCP114BMX075TCG](https://www.xonelec.com/mpn/onsemiconductor/ncp114bmx075tcg) [MC33269T-3.5G](https://www.xonelec.com/mpn/onsemiconductor/mc33269t35g) [TLE4471GXT](https://www.xonelec.com/mpn/infineon/tle4471gxt) [AP7315-33SA-](https://www.xonelec.com/mpn/diodesincorporated/ap731533sa7)[7](https://www.xonelec.com/mpn/diodesincorporated/ap731533sa7) [NCV4266-2CST33T3G](https://www.xonelec.com/mpn/onsemiconductor/ncv42662cst33t3g) [NCP715SQ15T2G](https://www.xonelec.com/mpn/onsemiconductor/ncp715sq15t2g) [NCV8623MN-50R2G](https://www.xonelec.com/mpn/onsemiconductor/ncv8623mn50r2g) [NCV563SQ18T1G](https://www.xonelec.com/mpn/onsemiconductor/ncv563sq18t1g) [NCV8664CDT33RKG](https://www.xonelec.com/mpn/onsemiconductor/ncv8664cdt33rkg) [NCV4299CD250R2G](https://www.xonelec.com/mpn/onsemiconductor/ncv4299cd250r2g) [NCP715MX30TBG](https://www.xonelec.com/mpn/onsemiconductor/ncp715mx30tbg) [NCV8702MX25TCG](https://www.xonelec.com/mpn/onsemiconductor/ncv8702mx25tcg) [TLE7270-2E](https://www.xonelec.com/mpn/infineon/tle72702e) [NCV562SQ25T1G](https://www.xonelec.com/mpn/onsemiconductor/ncv562sq25t1g) [AP2213D-3.3TRG1](https://www.xonelec.com/mpn/diodesincorporated/ap2213d33trg1) [AP2202K-2.6TRE1](https://www.xonelec.com/mpn/diodesincorporated/ap2202k26tre1) [NCV8170BMX300TCG](https://www.xonelec.com/mpn/onsemiconductor/ncv8170bmx300tcg) [NCV8152MX300180TCG](https://www.xonelec.com/mpn/onsemiconductor/ncv8152mx300180tcg) [NCP700CMT45TBG](https://www.xonelec.com/mpn/onsemiconductor/ncp700cmt45tbg) [AP7315-33W5-7](https://www.xonelec.com/mpn/diodesincorporated/ap731533w57) [NCP154MX180300TAG](https://www.xonelec.com/mpn/onsemiconductor/ncp154mx180300tag) [AP2113AMTR-G1](https://www.xonelec.com/mpn/diodesincorporated/ap2113amtrg1) [NJW4104U2-33A-TE1](https://www.xonelec.com/mpn/nisshinbo/njw4104u233ate1) [MP2013AGG-5-P](https://www.xonelec.com/mpn/monolithicpowersystems/mp2013agg5p) [NCV8775CDT50RKG](https://www.xonelec.com/mpn/onsemiconductor/ncv8775cdt50rkg) [NJM2878F3-45-TE1](https://www.xonelec.com/mpn/nisshinbo/njm2878f345te1) [S-19214B00A-V5T2U7](https://www.xonelec.com/mpn/ablic/s19214b00av5t2u7) [S-19214B50A-V5T2U7](https://www.xonelec.com/mpn/ablic/s19214b50av5t2u7) [S-](https://www.xonelec.com/mpn/ablic/s19213b50av5t2u7)[19213B50A-V5T2U7](https://www.xonelec.com/mpn/ablic/s19213b50av5t2u7) [S-19214BC0A-E8T1U7*1](https://www.xonelec.com/mpn/ablic/s19214bc0ae8t1u71) [S-19213B00A-V5T2U7](https://www.xonelec.com/mpn/ablic/s19213b00av5t2u7) [S-19213B33A-V5T2U7](https://www.xonelec.com/mpn/ablic/s19213b33av5t2u7) [S-19213BC0A-V5T2U7](https://www.xonelec.com/mpn/ablic/s19213bc0av5t2u7)