

TF21814

High-Side and Low-Side Gate Driver

Features

- Floating high-side driver in bootstrap operation to 600V
- Drives two N-channel MOSFETs or IGBTs in a half bridge configuration
- 1.9A source / 2.3A sink output current capability
- Outputs tolerant to negative transients
- Wide low side gate driver supply voltage: 10V to 20V
- Logic input (HIN and LIN) 3.3V capability
- Schmitt triggered logic inputs with internal pull down
- Undervoltage lockout for high and low side drivers
- Extended temperature range: -40°C to +125°C

Applications

- Motor Drivers
- Motor Controls
- DC-DC Converters
- Class D Power Amplifiers

Description

The TF21814 is a high voltage, high speed gate driver capable of driving N-channel MOSFETs and IGBTs in a half bridge configuration. TF Semiconductor's high voltage process enables the TF21814's high side to switch to 600V in a bootstrap operation.

The TF21814 logic inputs are compatible with standard TTL and CMOS levels (down to 3.3V) to interface easily with controlling devices. The driver outputs feature high pulse current buffers designed for minimum driver cross conduction.

The TF21814 is offered in PDIP-14 and SOIC-14(N) packages and operate over an extended -40 $^{\circ}$ C to +125 $^{\circ}$ C temperature range.





PDIP-14


SOIC-14(N)

Ordering Information

Year Year Week Week


PART NUMBER	PACKAGE	PACK / Qty	MARK
			YYWW
TF21814-3BS	PDIP-14	Tube / 25	TF21814
			Lot ID
TF21814-TUU	SOIC-14(N)	Tube / 50	YYWW TF21814
TF21814-TUH	JH SOIC-14(N) T&R / 2500		Lot ID

Typical Application



www.tfsemi.com Rev. 1.1






Top View: PDIP-14, SOIC-14

Pin Descriptions

PIN NAME	PIN NUMBER	PIN DESCRIPTION
HIN	1	Logic input for high-side gate driver output, in phase with HO.
LIN	2	Logic input for low-side gate driver output, in phase with LO.
V _{ss}	3	Logic return
NC	4, 8, 9, 10, 14	No Connect
COM	5	Low-side return
LO	6	Low-side gate drive output
V _{cc}	7	Low-side and logic fixed supply
V _s	11	High-side floating supply return
НО	12	High-side gate drive output
V _B	13	High-side floating supply

Functional Block Diagram





Absolute Maximum Ratings (NOTE1)

High-Side and Low-Side Gate Driver

V _B - High side floating supply voltage	0.3V to +624V
V _s - High side floating supply offset voltage	eV_B -24V to V_B +0.3V
V _{HO} -High side floating output voltage	V_s -0.3Vto V_B +0.3V
dV _s /dt-Offset supply voltage transient	50 V/ns
V _{cc} - Low-side fixed supply voltage	0.3V to +24V
V _{ss} - Logic supply offset voltage	V_{cc} -24V to V_{cc} +0.3V
V ₁₀ - Low-side output voltage	0.3V to $V_{cc} + 0.3V$
V_{IN} - Logic input voltage (HIN and LIN)	0.3V to V_{cc}^{cc} +0.3V

NOTE1 Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

P_D - Package power dissipation at $T_A \le 25$ °C SOIC-14PDIP-14	
SOIC-14(N) Thermal Resistance (NOTE2) $\theta_{\rm JA}$	
T_J - Junction operating temperature T_L - Lead Temperature (soldering, 10 seconds) T_{stg} - Storage temerature	+300°C

NOTE2 Thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Recommended Operating Conditions

Symbol	Parameter	MIN	MAX	Unit
V _B	High side floating supply absolute voltage	V _s + 10	V _s + 20	V
V _s	High side floating supply offset voltage	NOTE3	600	V
V _{HO}	High side floating output voltage	V _s	V _B	V
V _{CC}	Low side fixed supply voltage	10	20	V
V _{LO}	Low side output voltage	COM	V _{cc}	V
V _{IN}	Logic input voltage (HIN and LIN)	V _{ss}	5	V
V _{ss}	Logic Ground	-5	+5	V
T _A	Ambient temperature	-40	125	°C

NOTE3 Logic operational for VS of -5V to +600V. Logic state held for VS of -5V to -VBS



DC Electrical Characteristics (NOTE4)

 $V_{BIAS}(V_{CC},V_{BS})=15V,T_{A}=25~^{\circ}C$, unless otherwise specified.

Symbol	Parameter	Conditions	MIN	ТҮР	MAX	Unit
V _{IH}	Logic "1" input voltage	V _{cc} = 10V to 20V	2.5			
V _{IL}	Logic "0" input voltage	NOTE5			0.8	
V _{OH}	High level output voltage, V _{BIAS} - V _O	$I_{O} = 0A$			1.4	V
V _{OL}	Low level output voltage, V _o	I _O = 20mA			0.2	
I _{LK}	Offset supply leakage current	VB = VS = 600V			50	
I _{BSQ}	Quiescent V _{BS} supply current	V _{IN} = 0V or 5V	20	60	150	μΑ
I _{ccq}	Quiescent V _{CC} supply current	V _{IN} = 0V or 5V	50	120	240	μА
I _{IN+}	Logic "1" input bias current	V _{IN} = 5V		25	60	
I _{IN-}	Logic "0" input bias current	V _{IN} = 0V			5.0	μΑ
$V_{\rm BSUV+}$	V _{BS} supply under-voltage positive going threshold		8.0	8.9	9.8	
V_{BSUV}	V _{BS} supply under-voltage negative going threshold		7.4	8.2	9.0	V
$V_{\text{CCUV+}}$	V _{CC} supply under-voltage positive going threshold		8.0	8.9	9.8	
V _{CCUV} -	V _{CC} supply under-voltage negative going threshold		7.4	8.2	9.0	
I ₀₊	Output high short circuit pulsed current	$V_O = 0V$, PW $\leq 10 \mu s$	1.4	1.9		
I ₀₋	Output low short circuit pulsed current	$V_0 = 15V, PW \le 10 \ \mu s$	1.8	2.3		A


NOTE4 The V_{IIV} V_{TIF} and I_{IN} parameters are applicable to the two logic input pins: LIN and HIN. The V_0 and I_0 parameters are applicable to the respective output pins: HO and LO. **NOTE5** For optimal operation, it is recommended that the input pulse (to HIN and LIN) should have an amplitude of 2.5V minimum with a pulse width of 360ns minimum.



AC Electrical Characteristics $V_{BIAS}(V_{CC}, V_{BS}) = 15V$, $C_L = 1000 pF$, and $T_A = 25 \, ^{\circ}C$, unless otherwise specified.

Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit
t _{on}	Turn-on propogation delay	$V_S = 0V$		180	270	
t _{off}	Turn-off propogation delay	V _s = 0V or 600V		220	330	
t _{DM}	Delay matching, HS & LS turn-on/off				35	
t _r	Turn-on rise time			40	60	ns
t _f	Turn-off fall time	$V_s = 0V$		20	35	

July 2019 5






Figure 1. Input / Output Timing Diagram

Figure 2. Delay Matching Waveform Definitions




Figure 3. Switching Time Waveform Definitions




Package Dimensions (SOIC-14 N)

High-Side and Low-Side Gate Driver


Please contact support@tfsemi.com for package availability.

REV	DESCRIPTION	DATE	BY	REV	DESCRIPTION	DATE	
М	UPDATE FOOT LENGTH MEASUREMENT METHOD	04SEPT06	AGUS S/PE	J	CHANGE FR .035/.045 & FR .045/.055 CHANGE PIN 1 DIA FR #.045 & ADD #.020 TYP	07FEB01	
N	CHANGE COMPANY NAME & LOGO REMOVE "GULL WING " FROM TITLE UPDATE 16L VARIATION	13JUN08	AGUS S/PE	к	UPDATE TABLE, REMOVE CONVENTIONAL MOLD COLUMN	29APR03	H/
				L	UPDATE TABLE, REMOVE MGP MOLD FOR OBN SOIC STANDARD LEAD FRAME	01JUL04	SI





ALL DIMENSIONS ARE IN INCHES UNLESS OTHERWISE NOTE

- 1. "D" & "E" ARE REFERENCE DATUMS AND DO NOT INCLUDE MOLD FLASH OR PROTRUSION. MOLD FLASH OR PROTRUSION SHALL NOT EXCEED 6 MILS PER SIDE.
- 2. "N" IS THE NUMBER OF TERMINAL POSITIONS.
- 3. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN 3 MIL! (SEATING PLANE) OUTGOING ASSEMBLY & 4 MILS AFTER TEST.
- 4. THE BOTTOM PACKAGE LEAD SIDE MAY BE BIGGER THAN THE TOP PACKAGE LEAD SIDE BY 4 MILS (2 MILS PER SIDE). BOTTOM PACKAGE DIMENSION SHALL FOLLOW DIMENSION STATED IN THIS DRAWING.
- 5. THE BOTTOM EJECTOR PIN CONTAINS COUNTRY OF ORIGIN "INDO" AND MOLD ID. (REFER TO TABLE FOR OPTION).
- 6. THIS DRAWING CONFORMS TO JEDEC REF. MS-012 REV. E



ı		1				MGP	MOLD	-
	١.,	D VARIATION		STAN	DARD	MAT	RIX	
	N MIN		ном	MAX	PIN 1 I.D.	EJECT PIN	PIN 1 I.D.	EJECT PIN
	08	0.189	0.193	0.196	N	N/A		YES
	14	0.337	0.339	0.344	YES	NO	YES	YES
◬	16	0.386	0.390	0.393	N	/A	YES	YES








Package Dimensions (PDIP-14)


Please contact support@tfsemi.com for package availability.


ALL DIMENSIONS ARE IN INCHES UNLESS OTHERWISE NOTED











SECTION A-A}



Rev.	Change	Owner	Date
1.0	First release, Advance info datasheet	Keith Spaulding	11/24/2017
1.1	Add Note 5	Duke Walton	7/30/2019

Important Notice

TF Semiconductor Solutions (TFSS) PRODUCTS ARE NEITHER DESIGNED NOR INTENDED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS UNLESS THE SPECIFIC TFSS PRODUCTS ARE SPECIFICALLY DESIGNATED BY TFSS FOR SUCH USE. BUYERS ACKNOWLEDGE AND AGREE THAT ANY SUCH USE OF TFSS PRODUCTS WHICH TFSS HAS NOT DESIGNATED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS IS SOLELY AT THE BUYER'S RISK.

TFSS assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using TFSS products.

Resale of TFSS products or services with statements different from or beyond the parameters stated by TFSS for that product or service voids all express and any implied warranties for the associated TFSS product or service. TFSS is not responsible or liable for any such statements.

©2019 TFSS. All Rights Reserved. Information and data in this document are owned by TFSS wholly and may not be edited , reproduced, or redistributed in any way without the express written consent from TFSS.

For additional information please contact support@tfsemi.com or visit www.tfsemi.com.

July 2019

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Gate Drivers category:

Click to view products by TF Semi manufacturer:

Other Similar products are found below:

00053P0231 56956 57.404.7355.5 LT4936 57.904.0755.0 5811-0902 5882900001 00600P0005 00-9050-LRPP 00-9090-RDPP

5951900000 0131700000 00-2240 LTP70N06 LVP640 5J0-1000LG-SIL LY2-US-AC240 LY3-UA-DC24 00576P0020 00600P0010

LZN4-UA-DC12 LZNQ2M-US-DC5 LZNQ2-US-DC12 LZP40N10 00-8196-RDPP 00-8274-RDPP 00-8275-RDNP 00-8609-RDPP 00-8722-RDPP 00-8728-WHPP 00-8869-RDPP 00-9051-RDPP 00-9091-LRPP 00-9291-RDPP 0207100000 0207400000 60100564 60249-1
CUT-TAPE 0134220000 60713816 M15730061 61161-90 61278-0020 6131-204-23149P 6131-205-17149P 6131-209-15149P 6131-218
17149P 6131-220-21149P 6131-260-2358P 6131-265-11149P