### 4.2V-60V Vin, 3A, High Efficiency Step-down DCDC Converter with Programmable Frequency

## FEATURES

- Wide Input Range: 4.2V-60V
- 3A Continuous Output Current
- $0.8 \mathrm{~V} \pm 1 \%$ Feedback Reference Voltage
- Integrated $220 \mathrm{~m} \Omega$ High-Side MOSFET
- Low Quiescent Current: 190uA
- Pulse Skipping Mode (PSM) in light load
- 100ns Minimum On-time
- 4ms Internal Soft-start Time
- Adjustable Frequency 100 KHz to 1.2 MHz
- External Clock Synchronization
- Precision Enable Threshold for Programmable Input Voltage Under-Voltage Lock Out Protection (UVLO) Threshold and Hysteresis
- Low Dropout Mode Operation
- Over-voltage and Over-Temperature Protection
- Available in an ESOP-8 Package


## APPLICATIONS

- 12-V, 24-V, 48-V Industry and Telecom Power System
- Industrial Automation and Motor Control
- Vehicle Accessories


## TYPICAL APPLICATION




Efficiency, Vin=24V, Fsw=500KHz

DEVICE ORDER INFORMATION

| PART NUMBER | PACKAGE MARKING | PACKAGE DISCRIPTION |
| :---: | :---: | :---: |
| TPS54360DDAR | TPS54360 | SOP-8-EP |

1) For Tape \& Reel, Add Suffix $R$

## ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature unless otherwise noted ${ }^{(1)}$

| Over operating free-air temperature unless otherwise noted ${ }^{(1)}$ |  |  |  |
| :---: | :---: | :---: | :---: |
| DESCRIPTION | MIN | MAX | UNIT |
| VIN, EN | -0.3 | 65 | V |
| BOOT | -0.3 | 72 | V |
| SW | -1 | 65 | V |
| BOOT-SW | -0.3 | 6 | V |
| COMP, FB, RT/CLK | -0.3 | 6 | V |
| Operating junction temperature $\mathrm{TJ}^{(2)}$ | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature TSTG | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

## PIN CONFIGURATION



Figure 1. 8-Lead Plastic ESOP
(1) Stresses beyond those listed under Absolute Maximum Rating may cause device permanent damage. The device is not guaranteed to function outside of its Recommended Operation Conditions.
(2) The IC includes over temperature protection to protect the device during overload conditions. Junction temperature will exceed $150^{\circ} \mathrm{C}$ when over temperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime.

## PIN FUNCTIONS

| NAME | NO. | PIN FUNCTION |
| :--- | :---: | :--- |
| BOOT | 1 | Power supply bias for high-side power MOSFET gate driver. Connect a 0.1uF capacitor <br> from BOOT pin to SW pin. Bootstrap capacitor is charged when SW voltage is low. |
| VIN | 2 | Input supply voltage. Connect a local bypass capacitor from VIN pin to GND pin. Path <br> from VIN pin to high frequency bypass capacitor and GND must be as short as possible. |
| EN | 3 | Enable pin to the regulator with internal pull-up current source. Pull below 1.05V to <br> disable the converter. Float or connect to VIN to enable the converter. The tap of resistor <br> divider from VIN to GND connecting EN pin can adjust the input voltage lockout <br> threshold. |
| RT/CLK | 4 | Set the internal oscillator clock frequency or synchronize to an external clock. Connect <br> a resistor from this pin to ground to set switthing frequency. An external clock can be <br> input directly to the RT/CLK pin. The internal oscillator synchronizes to the external <br> clock frequency with PLL. If detected clocking edges stops, the operation mode <br> automatically returns to resistor programmed frequency. |
| FB | 5 | Inverting input of the trans-conductance error amplifier. The tap of external feedback <br> resistor divider from the output to GND sets the output voltage. The device regulates <br> FB voltage to the internal reference value of 0.8V typical. |
| COMP | 6 | Error amplifier output. Connect to frequency loop compensation network. |
| GND | 7 | Ground |
| SW | 8 | Regulator switching output. Connect SW to an external power inductor |


| Thermal Pad | 9 | Heat dissipation path of die. Electrically connection to GND pin. Must be connected to <br> ground plane on PCB for proper operation and optimized thermal performance. |
| :--- | :---: | :--- |

## RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range unless otherwise noted

| PARAMETER | DEFINITION | MIN | MAX | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Input voltage range | 4.5 | 60 | V |
| Vout $^{\text {T }}$ | Output voltage range | 0.8 | 57 | V |
|  | Operating junction temperature | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |

## ESD RATINGS

| PARAMETER | DEFINITION | MIN | MAX | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| VESD | Human Body Model(HBM), per ANSI-JEDEC-JS-001-2014 <br> specification, all pins |  |  |  |
|  | Charged Device Model(CDM), per ANSI-JEDEC-JS-002- <br> 2014 specification, all pins |  |  |  |

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

## THERMAL INFORMATION

| PARAMETER | THERMAL METRIC | ESOP-8L | UNIT |
| :--- | :--- | :---: | :---: |
| $\theta_{j a}$ | Junction-to-ambient thermal resistance (standard board) | 42 | $\mathrm{C} / \mathrm{W}$ |
| $\psi_{j t}$ | Junction-to-top characterization parameter | 5.9 |  |

## ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\text {In }}=24 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C} \sim 125^{\circ} \mathrm{C}$, typical value is tested under $25^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | TEST CONDITION | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply |  |  |  |  |  |  |
| VIn | Operating input voltage |  | 4.2 |  | 60 | V |
| Vin_uvio | Input UVLO Threshold Hysteresis | VIN rising |  | $\begin{aligned} & 3.5 \\ & 400 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{mV} \end{aligned}$ |
| ISHDN | Shutdown current from VIN pin | EN=0, no load |  | 2 | 5 | $\mu \mathrm{A}$ |
| lQ | Quiescent current from VIN pin | EN floating, no load, nonswitching, BOOT-SW=5V, $\mathrm{R}_{\mathrm{RT}}=200 \mathrm{k} \Omega$ |  | 190 |  | $\mu \mathrm{A}$ |
| Power MOSFETs |  |  |  |  |  |  |
| Rdson_h | High-side MOSFET on-resistance | Vвоот-Vsw $=5 \mathrm{~V}$ |  | 220 |  | $\mathrm{m} \Omega$ |
| Reference and Control Loop |  |  |  |  |  |  |
| Vref | Reference voltage of FB |  | 0.792 | 0.8 | 0.808 | V |
| GeA | Error amplifier trans-conductance | $-2 \mu \mathrm{~A}<1$ сомP $<2 \mu \mathrm{~A}, \mathrm{~V}_{\text {comp }}=1 \mathrm{~V}$ |  | 240 |  | $\mu \mathrm{A} / \mathrm{V}$ |
| ICOMP_SRC | EA maximum source current | $\mathrm{V}_{\text {FB }}=\mathrm{V}_{\text {REF }}-100 \mathrm{mV}$, $\mathrm{V}_{\text {comp }}=1 \mathrm{~V}$ |  | 24 |  | $\mu \mathrm{A}$ |
| ICOMP_SNK | EA maximum sink current | $\mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\text {REF }}+100 \mathrm{mV}$, $\mathrm{V}_{\text {comp }}=1 \mathrm{~V}$ |  | 24 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {COMP_H }}$ | COMP high clamp |  |  | 2.25 |  | V |


| SYMBOL | PARAMETER | TEST CONDITION | MIN $\quad$ TYP | MAX | UNIT |
| :--- | :--- | :--- | :--- | :--- | :--- |
| VCOMP_L | COMP low clamp |  | 0.47 | V |  |

Current Limit and Over Current Protection

| lıIM_hs | High-side power MOSFET peak current limit threshold | 4.6 | 5.2 | 5.8 | A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Thic_w | Over current protection hiccup wait time |  | 512 |  | cycles |
| THIC_R | Over current protection hiccup restart time |  | 8192 |  | cycles |

Enable and Soft Startup

| $V_{\text {EN_H }}$ | Enable high threshold |  | 1.2 | V |
| :--- | :--- | :--- | :---: | :--- |
| $V_{\text {EN_L }}$ | Enable low threshold |  | 1.05 | V |
| IEN_L | Enable pin pull-up current | EN=1V | 1 | $\mu \mathrm{~A}$ |
| IEN_H $^{\text {Enable pin pull-up current }}$ | Ena | EN=1.5V | 4 | $\mu \mathrm{~A}$ |
| TSS | Soft start time |  | 4 | ms |

Switching Frequency and External Clock Synchronization

| FRANGE_RT | Frequency range using RT mode |  | 100 | 1200 | kHz |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Fsw | Switching frequency | $\mathrm{R}_{\text {RT }}=200 \mathrm{k} \Omega(1 \%)$ | 450 | 500 | 550 |
| FRANGE_CLK | Frequency range using CLK mode |  | 100 | 1200 | kHz |
| ton_min | Minimum on-time | $\mathrm{V}_{\text {IN }}=24 \mathrm{~V}$ |  | 100 | ns |


| Protection |  |  |  |  |  |
| :--- | :--- | :--- | :---: | :--- | :---: |
| Vovp | Feedback overvoltage with respect to | $\mathrm{V}_{\text {FB }} / \mathrm{V}_{\text {REF }}$ rising | 110 | $\%$ |  |
|  | reference voltage | $\mathrm{V}_{\text {FB }} / \mathrm{V}_{\text {REF }}$ falling | 105 | $\%$ |  |
| VBootuv | reference voltage | BOOT-SW falling | 2.5 | V |  |
|  | Hysteresis | 230 | mV |  |  |
| TSD | Thermal shutdown threshold* | TJ rising | 172 | ${ }^{\circ} \mathrm{C}$ |  |
|  |  | Hysteresis | 12 | ${ }^{\circ} \mathrm{C}$ |  |

*Derived from bench characterization

## TYPICAL CHARACTERISTICS



Figure 2. Efficiency vs Load Current, Vout=5V


Figure 4. Load Regulation, Vin $=24 \mathrm{~V}$, Vout $=5 \mathrm{~V}$


Figure 6. Switching Frequency VS Temperature


Figure 3. Efficiency vs Load Current, Vin=24V


Figure 5. Current Limit VS Temperature


Figure 7. Switching Frequency vs RT Resistor

## FUNCTIONAL BLOCK DIAGRAM



Figure 8. Functional Block Diagram

## OPERATION

## Overview

The TPS54360 is a 4.2V-60V input, 3A output, buck converter with integrated $220 \mathrm{~m} \Omega$ Rdson high-side power MOSFET. It implements constant frequency peak current mode control to regulate output voltage, providing excellent line and load transient response.
The switching frequency is programmable from 100 kHz to 1.2 MHz with two setting modes, resistor setting frequency mode and the clock synchronization mode, to optimizes either the power efficiency or the external components' sizes. The TPS54360 features an internal 4 ms soft-start time to avoid large inrush current and output voltage overshoot during startup. The device also supports monolithic startup with pre-biased output condition. The seamless mode-transition between PWM mode and PSM mode operations ensure high efficiency over wide load current range. The quiescent current is typically 190uA under no load or sleep mode condition to achieve high efficiency at light load.
The TPS54360 has a default input start-up voltage of 3.5 V with 400 mV hysteresis. The EN pin is a high-voltage pin with a precision threshold that can be used to adjust the input voltage lockout thresholds with two external resistors to meet accurate higher UVLO system requirements. Floating EN pin enables the device with the internal pull-up current to the pin. Connecting EN pin to VIN directly starts up the device automatically.

The TPS54360 full protection features include the input under-voltage lockout, the output over-voltage protection, over current protection with cycle-by-cycle current limiting and hiccup mode, output hard short protection and thermal shutdown protection.

## Peak Current Mode Control

The TPS54360 employs fixed frequency peak current mode control. An internal clock initiates turning on the integrated high-side power MOSFET Q1 in each cycle, then inductor current rises linearly. When the current through high-side MOSFET reaches the threshold level set by the COMP voltage of the internal error amplifier, the integrated high-side MOSFET is turned off.

The error amplifier serves the COMP node by comparing the voltage of the FB pin with an internal 0.8 V reference voltage. When the load current increases, a reduction in the feedback voltage relative to the reference raises COMP voltage till the average inductor current matches the increased load current. This feedback loop well regulates the output voltage to the reference. The device also integrates an internal slope compensation circuitry to prevent subharmonic oscillation when duty cycle is greater than $50 \%$ for a fixed frequency peak current mode control.

The TPS54360 operates in Pulse Skipping Mode (PSM) with light load current to improve efficiency. When the load current decreases, an increment in the feedback voltage leads COMP voltage drop. When COMP falls to a low clamp threshold ( 470 mV typically), device enters PSM. The output voltage decays due to output capacitor discharging during skipping period. Once FB voltage drops lower than the reference voltage, and the COMP voltage rises above low clamp threshold. Then high-side power MOSFET turns on in next clock pulse. After several switching cycles with typical 200mA peak inductor current, COMP voltage drops and is clamped again and pulse skipping mode repeats if the output continues light loaded.
This control scheme helps achieving higher efficiency by skipping cycles to reduce switching power loss and gate drive charging loss. The controller consumption quiescent current is 190uA during skipping period with no switching to improve efficiency further.

## Enable and Under Voltage Lockout Threshold

The TPS54360 is enabled when the VIN pin voltage rises above 3.5 V and the EN pin voltage exceeds the enable threshold of 1.2 V . The device is disabled when the VIN pin voltage falls below 3.2 V or when the EN pin voltage is below 1.05 V . An internal 1uA pull up current source to EN pin allows the device enable when EN pin floats.

EN pin is a high voltage pin that can be connected to VIN directly to start up the device.
For a higher system UVLO threshold, connect an external resistor divider (R1 and R2) shown in Figure 9 from VIN to EN. The UVLO rising and falling threshold can be calculated by Equation 1 and Equation 2 respectively.

$$
\begin{gather*}
R 1=\frac{V_{\text {rise }} * 0.875-V_{\text {fall }}}{3.125 u A}  \tag{1}\\
R 2=\frac{R_{1} \times 1.05}{V_{\text {fall }}-1.05+R_{1} * 4 u \mathrm{~A}} \tag{2}
\end{gather*}
$$

where

- Vrise is rising threshold of Vin UVLO
- $V_{\text {fall }}$ is falling threshold of Vin UVLO


Figure 9. System UVLO by enable divide

## Output Voltage

The TPS54360 regulates the internal reference voltage at 0.8 V with $\pm 1 \%$ tolerance over the operating temperature and voltage range. The output voltage is set by a resistor divider from the output node to the FB pin. It is recommended to use $1 \%$ tolerance or better resistors. Use Equation 3 to calculate resistance of resistor dividers. To improve efficiency at light loads, larger value resistors are recommended. However, if the values are too high, the regulator will be more susceptible to noise affecting output voltage accuracy.

$$
\begin{equation*}
R_{F B_{-} T O P}=\left(\frac{V_{O U T}}{V_{R E F}}-1\right) * R_{F B_{-} B O T} \tag{3}
\end{equation*}
$$

where

- $\quad \mathrm{R}_{\text {FB_top }}$ is the resistor connecting the output to the FB pin.
- $\quad R_{\text {FB_BOT }}$ is the resistor connecting the FB pin to the ground.


## Internal Soft-Start

The TPS54360 integrates an internal soft-start circuit that ramps the reference voltage from zero volts to 0.8 V reference voltage in 4 ms . If the EN pin is pulled below 1.2 V , switching stops and the internal soft-start resets. The soft-start also resets during shutdown due to thermal overloading.

## Switching Frequency and Clock Synchronization

The switching frequency of the TPS54360 is set by placing a resistor between RT/CLK pin and the ground, or synchronizing to an external clock.
In resistor setting frequency mode, a resistor placed between RT/CLK pin to the ground sets the switching frequency over a wide range from 100 KHz to 1.2 MHz . The RT/CLK pin voltage is typical 0.5 V . RT/CLK pin is not allowed to be left floating or shorted to the ground. Use Equation 4 or the plot in Figure 10. to determine the resistance for a switching frequency needed.

$$
\begin{equation*}
R T(K \Omega)=\frac{100000}{f s w(K H z)} \tag{4}
\end{equation*}
$$



Figure 10. Setting Frequency and Clock Synchronization

In clock synchronization mode, the switching frequency synchronizes to an external clock applied to RT/CLK pin. The synchronization frequency range is from 100 KHz to 1.2 MHz and the rising edge of the SW synchronizes to the falling edge of the external clock at RT/CLK pin with typical 66 ns time delay. A square wave clock signal to RT/CLK pin must have high level no lower than 2 V , low level no higher than 0.4 V , and pulse width larger than 80 ns .

In applications where both resistor setting frequency mode and clock synchronization mode are needed, the device can be configured as shown in Figure 10. Before an external clock is present, the device works in resistor setting frequency mode. When an external clock presents, the device automatically transitions from resistor setting mode to external clock synchronization mode. An internal phase locked loop PLL locks internal clock frequency onto the external clock within typical 85us. The converter transitions from the clock synchronization mode to the resistor setting frequency mode when the external clock disappears.

## Bootstrap Voltage Regulator and Low Drop-out Operation

An external bootstrap capacitor between BOOT pin and SW pin powers the floating gate driver to high-side power MOSFET. The bootstrap capacitor voltage is charged from an integrated voltage regulator when high-side power MOSFET is off and the external low-side diode conducts. The recommended value of the BOOT capacitor is $0.1 \mu \mathrm{~F}$

The UVLO of high-side MOSFET gate driver has rising threshold of 2.5 V and hysteresis of 230 mV . When the device operates with high duty cycle or extremely light load, bootstrap capacitor may be not recharged in considerable long time. The voltage at bootstrap capacitor is insufficient to drive high-side MOSFET fully on. When the voltage across bootstrap capacitor drops below 2.27 V , BOOT UVLO occurs. The converter forces turning on an integrated lowside MOSFET periodically to refresh the voltage of bootstrap capacitor to guarantee the converter's operation over a wide duty range.

During the condition of ultra-low voltage difference from the input to the output, TPS54360 operates in Low Drop-Out LDO mode. High-side MOSFET remains turning on as long as the BOOT pin to SW pin voltage is higher than BOOT UVLO threshold 2.5 V . When the voltage from BOOT to SW drops below 2.27 V , the high-side MOSFET turns off and low-side MOSFET turns on to recharge bootstrap capacitor periodically in the following several switching cycles. Low-side MOSFET only turns on for 100ns in each refresh cycle to minimize the output voltage ripple. Low-side MOSFET may turn on for several times till the bootstrap voltage is charged to higher than 2.5 V for high-side MOSFET working normally. The effective duty cycle of the converter during LDO operation can be approaching to 100\%.

During slowing power up and power down application, the output voltage can closely track the input voltage ramping down thanks to LDO operation mode. As the input voltage is reduced to near the output voltage, i.e. during slowing power-up and power-down application, the off-time of the high side MOSFET starts to approach the minimum value. Without LDO operation mode, beyond this point the switching may become erratic and/or the output voltage will fall out of regulation. To avoid this problem, the TPS54360 LDO mode automatically reduces the switching frequency to increase the effective duty cycle and maintain regulation.

## Over Current Limit and Hiccup Mode

The TPS54360 implements over current protection with fold back current limit. The TPS54360 cycle-by-cycle limits high-side MOSFET peak current to avoid inductor current running away during unexpected overload or output hard short condition.

When overload or hard short happens, the converter cannot provide output current to satisfy loading requirement. The inductor current is clamped at over current limitation. Thus, the output voltage drops below regulated voltage with FB voltage less than internal reference voltage continuously. The COMP pin voltage ramps up to high clamp voltage 3.7 V typical. When COMP voltage is clamped for 512 cycles, the converter stops switching. After remaining OFF for 8192 cycles, the device restarts from soft starting phase. If overload or hard short condition still exists during soft-start and make COMP voltage clamped at high for 512 cycles, the device enters into turning-off mode again. When overload or hard short condition is removed, the device automatically recovers to enters normal regulating operation.

The hiccup protection mode above makes the average short circuit current to alleviate thermal issues and protect the regulator.
The TPS54360 implements frequency foldback to protect the converter in unexpected overload or output hard short condition at higher switching frequencies and input voltages. The oscillator frequency is divided by $1,2,4$, and 8 as the FB pin voltage falls from 0.8 V to 0 V . The TPS54360 uses a digital frequency foldback to enable synchronization to an external clock during normal start-up and fault conditions. During short-circuit events, the inductor current can exceed the peak current limit because of the high input voltage and the minimum on-time. When the output voltage
is forced low by the shorted load, the inductor current decreases slowly during the switch off-time. The frequency foldback effectively increases the off-time by increasing the period of the switching cycle providing more time for the inductor current to ramp down.

With a maximum frequency foldback ratio of 8 , there is a maximum frequency at which the inductor current can be controlled by frequency foldback protection. Equation 5 calculates the maximum switching frequency at which the inductor current remains under control when Vout is forced to Vout_short. The selected operating frequency must not exceed the calculated value.

$$
\begin{equation*}
\left.f_{s w(\max s k i p)}=\frac{f_{\text {DIV }}}{t_{\text {min_ON }}} \times \frac{I_{\text {LIMIT }} \times R_{\text {DC }}+V_{\text {OUT_SHORT }}+V_{d}}{V_{\text {IN_MAX }}-I_{\text {LIMIT }} \times R_{D S(o n)}+V_{d}}\right) \tag{5}
\end{equation*}
$$

where
$I_{\text {LIMIT: }}$ Limited average current
$R_{D C}$ : Inductor DC resistance
Vin_max: Maximum input voltage
Vout_Short: Output voltage during short
$V_{d}$ : Diode voltage drop
$R_{D S(o n):}$ Integrated high side FET on resistance
$T_{\text {min_on: }}$ Controllable minimum on time
$f_{D I V}$ : Frequency divide equals (1,2,4 or 8 )

## Over voltage Protection

The TPS54360 implements the Over-voltage Protection OVP circuitry to minimize output voltage overshoot during load transient, recovering from output fault condition or light load transient. The overvoltage comparator in OVP circuit compares the FB pin voltage to the internal reference voltage. When FB voltage exceeds $110 \%$ of internal 0.8 V reference voltage, the high-side MOSFET turns off to avoid output voltage continue to increase. When the FB pin voltage falls below $105 \%$ of the 0.8 V reference voltage, the high-side MOSFET can turn on again.

## Thermal Shutdown

The TPS54360 protects the device from the damage during excessive heat and power dissipation conditions. Once the junction temperature exceeds 172 degrees, the internal thermal sensor stops power MOSFETs switching. When the junction temperature falls below 160 degrees, the device restarts with soft start phase.

## APPLICATION INFORMATION

## Typical Application



Figure 11. TPS54360 Design Example, 3.3V Output with Programmable UVLO

| Design Parameters |  |
| :--- | :--- |
| Design Parameters | Example Value |
| Input Voltage | 24 V Normal 4.2V to 60 V |
| Output Voltage | 3.3 V |
| Maximum Output Current | 3 A |
| Switching Frequency | 500 KHz |
| Output voltage ripple (peak to peak) | 16.5 mV |
| Transient Response 0.75A to 2.25A load step | $\Delta \mathrm{Vout}=160 \mathrm{mV}$ |
| Start Input Voltage (rising VIN) | 5.73 V |
| Stop Input Voltage (falling VIN) | 4.045 V |

## Output Voltage

The output voltage is set by an external resistor divider R5 and R6 in typical application schematic. Recommended R 6 resistance is $10.2 \mathrm{~K} \Omega$. Use equation 6 to calculate R5.

$$
\begin{equation*}
R_{5}=\left(\frac{V_{O U T}}{V_{R E F}}-1\right) * R_{6} \tag{6}
\end{equation*}
$$

where:

- $\quad V_{\text {ref }}$ is the feedback reference voltage, typical 0.8 V

Table 1. R5, R6Value for Common Output Voltage
(Room Temperature)

| Vout | $\mathbf{R}_{\mathbf{5}}$ | $\mathbf{R}_{\mathbf{6}}$ |
| :---: | :---: | :---: |
| 2.5 V | $21.5 \mathrm{~K} \Omega$ | $10.2 \mathrm{~K} \Omega$ |
| 3.3 V | $31.6 \mathrm{~K} \Omega$ | $10.2 \mathrm{~K} \Omega$ |
| 5 V | $53.6 \mathrm{~K} \Omega$ | $10.2 \mathrm{~K} \Omega$ |
| 12 V | $143 \mathrm{~K} \Omega$ | $10.2 \mathrm{~K} \Omega$ |
| 24 V | $294 \mathrm{~K} \Omega$ | $10.2 \mathrm{~K} \Omega$ |
| 36 V | $442 \mathrm{~K} \Omega$ | $10.2 \mathrm{~K} \Omega$ |
| 48 V | $604 \mathrm{~K} \Omega$ | $10.2 \mathrm{~K} \Omega$ |

## Switching Frequency

Higher switching frequencies support smaller profiles of output inductors and output capacitors, resulting in lower voltage and current ripples. However, the higher switching frequency causes extra switching loss, which downgrades converter's overall power efficiency and thermal performance. The 100ns minimum on-time limitation also restricts the selection of higher switching frequency. In this design, a moderate switching frequency of 500 kHz is selected to achieve both small solution size and high efficiency operation.

The resistor connected from RT/CLK to GND sets switching frequency of the converter. The resistor value required for a desired frequency can be calculated using equation 7, or determined from Figure 7.

$$
\begin{equation*}
R_{3}(\mathrm{~K} \Omega)=\frac{100000}{\mathrm{fsw}(\mathrm{KHz})} \tag{7}
\end{equation*}
$$

where:

- $\quad \mathrm{fs}_{\mathrm{s}}$ is the desired switching frequency

Table 2. Rfsw Value for Common Switching Frequencies
(Room Temperature)

| Fsw | $\mathbf{R}_{\mathbf{3}}$ (RFSw) |
| :---: | :---: |
| 200 KHz | $500 \mathrm{~K} \Omega$ |
| 330 KHz | $301 \mathrm{~K} \Omega$ |
| 500 KHz | $200 \mathrm{~K} \Omega$ |
| 1100 KHz | $90.9 \mathrm{~K} \Omega$ |

## Under Voltage Lock-Out

An external voltage divider network of $R_{1}$ from the input to EN pin and $R_{2}$ from EN pin to the ground can set the input voltage's Under Voltage Lock-Out (UVLO) threshold. The UVLO has two thresholds, one for power up when the input voltage is rising and the other for power down or brown outs when the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above 5.73V (start or enable). After the regulator starts switching, it should continue to do so until the input voltage falls below 4.045 V (stop or disable). Use Equation 8 and Equation 9 to calculate the values $309 \mathrm{k} \Omega$ and $76.8 \mathrm{k} \Omega$ of $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ resistors.

$$
\begin{gather*}
R 1=\frac{V_{\text {rise }} * 0.875-V_{\text {fall }}}{3.125 u A}  \tag{8}\\
R 2=\frac{R_{1} \times 1.05}{V_{\text {fall }}-1.05+R_{1} * 4 u \mathrm{~A}} \tag{9}
\end{gather*}
$$

## Inductor Selection

There are several factors should be considered in selecting inductor such as inductance, saturation current, the RMS current and DC resistance(DCR). Larger inductance results in less inductor current ripple and therefore leads to lower output voltage ripple. However, the larger value inductor always corresponds to a bigger physical size, higher series resistance, and lower saturation current. A good rule for determining the inductance to use is to allow the inductor peak-to-peak ripple current to be approximately $20 \% \sim 40 \%$ of the maximum output current.

TPS54360DDAR

The peak-to-peak ripple current in the inductor ILPP can be calculated as in Equation 10.

$$
\begin{equation*}
I_{L P P}=\frac{V_{\text {OUT }} *\left(V_{I N}-V_{\text {OUT }}\right)}{V_{I N} * L * f_{S W}} \tag{10}
\end{equation*}
$$

Where

- ILpp is the inductor peak-to-peak current
- $L$ is the inductance of inductor
- fsw is the switching frequency
- Vout is the output voltage
- $\mathrm{V}_{\text {IN }}$ is the input voltage

Since the inductor-current ripple increases with the input voltage, so the maximum input voltage in application is always used to calculate the minimum inductance required. Use Equation 11 to calculate the inductance value.

$$
\begin{equation*}
L_{M I N}=\frac{V_{\text {OUT }}}{f_{S W} * \operatorname{LIR} * I_{\text {OUT }(\max )}} *\left(1-\frac{V_{\text {OUT }}}{V_{I N(\max )}}\right) \tag{11}
\end{equation*}
$$

Where

- Lmin is the minimum inductance required
- $\mathrm{f}_{\mathrm{sw}}$ is the switching frequency
- Vout is the output voltage
- $\mathrm{V}_{\mathbb{N}(\max )}$ is the maximum input voltage
- lout(max) is the maximum DC load current
- LIR is coefficient of LLpp to lout

The total current flowing through the inductor is the inductor ripple current plus the output current. When selecting an inductor, choose its rated current especially the saturation current larger than its peak operation current and RMS current also not be exceeded. Therefore, the peak switching current of inductor, Ilpeak and Ilrms can be calculated as in equation 12 and equation 13.

$$
\begin{gather*}
I_{L P E A K}=I_{O U T}+\frac{I_{L P P}}{2}  \tag{12}\\
I_{L R M S}=\sqrt{\left(I_{O U T}\right)^{2}+\frac{1}{12} *\left(I_{L P P}\right)^{2}} \tag{13}
\end{gather*}
$$

Where

- Ilpeak is the inductor peak current
- lout is the DC load current
- ILpp is the inductor peak-to-peak current
- Ilrms is the inductor RMS current

In overloading or load transient conditions, the inductor peak current can increase up to the switch current limit of the device which is typically 5.2A. The most conservative approach is to choose an inductor with a saturation current rating greater than 5.2A. Because of the maximum Ilpeak limited by device, the maximum output current that the TPS54360 can deliver also depends on the inductor current ripple. Thus, the maximum desired output current also affects the selection of inductance. The smaller inductor results in larger inductor current ripple leading to a lower maximum output current.

## Diode Selection

The TPS54360 requires an external catch diode between the SW pin and GND. The selected diode must have a reverse voltage rating equal to or greater than $\operatorname{VIN}(\max )$. The peak current rating of the diode must be greater than
the maximum inductor current. Schottky diodes are typically a good choice for the catch diode due to their low forward voltage. The lower the forward voltage of the diode, the higher the efficiency of the regulator.

Typically, diodes with higher voltage and current ratings have higher forward voltages. A diode with a minimum of $60-\mathrm{V}$ reverse voltage is preferred to allow input voltage transients up to the rated voltage of the TPS54360.

For the example design, the B360B-13-F Schottky diode is selected for its lower forward voltage and good thermal characteristics compared to smaller devices. The typical forward voltage of the B360B-13-F is 0.7 volts at 3 A .

The diode must also be selected with an appropriate power rating. The diode conducts the output current during the off-time of the internal power switch. The off-time of the internal switch is a function of the maximum input voltage, the output voltage, and the switching frequency. The output current during the off-time is multiplied by the forward voltage of the diode to calculate the instantaneous conduction losses of the diode. At higher switching frequencies, the ac losses of the diode need to be taken into account. The ac losses of the diode are due to the charging and discharging of the junction capacitance and reverse recovery charge. Equation 14 is used to calculate the total power dissipation, including conduction losses and ac losses of the diode.

The B360B-13-F diode has a junction capacitance of 200 pF. Using Equation 14, the total loss in the diode at the maximum input voltage is 1 W .

If the power supply spends a significant amount of time at light load currents or in sleep mode, consider using a diode which has a low leakage current and slightly higher forward voltage drop.

$$
\begin{equation*}
P_{D}=\frac{\left(V_{I I_{-M A X}}-V_{\text {OUT }}\right) \times I_{\text {OUT }} \times V_{d}}{V_{I N_{-} M A X}}+\frac{C_{j} \times f_{S W} \times\left(V_{I N}+V_{d}\right)^{2}}{2} \tag{14}
\end{equation*}
$$

## Input Capacitor Selection

The input current to the step-down DCDC converter is discontinuous, therefore it requires a capacitor to supply the AC current to the step-down DCDC converter while maintaining the DC input voltage. Use capacitors with low ESR for better performance. Ceramic capacitors with X5R or X7R dielectrics are usually suggested because of their low ESR and small temperature coefficients, and it is strongly recommended to use another lower value capacitor (e.g. 0.1 uF ) with small package size (0603) to filter high frequency switching noise. Place the small size capacitor as close to VIN and GND pins as possible.

The voltage rating of the input capacitor must be greater than the maximum input voltage. And the capacitor must also have a ripple current rating greater than the maximum input current ripple. The RMS current in the input capacitor can be calculated using Equation 15.

$$
\begin{equation*}
\mathrm{I}_{\mathrm{CINRMS}}=\mathrm{I}_{\mathrm{OUT}} * \sqrt{\frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}} *\left(1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right)} \tag{15}
\end{equation*}
$$

The worst case condition occurs at $\mathrm{V}_{\mathbb{N}}=2^{*} \mathrm{~V}_{\text {out }}$, where:

$$
\begin{equation*}
\mathrm{I}_{\text {CINRMS }}=0.5 * \mathrm{I}_{\mathrm{OUT}} \tag{16}
\end{equation*}
$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

When selecting ceramic capacitors, it needs to consider the effective value of a capacitor decreasing as the DC bias voltage across a capacitor increasing.

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 17 and the maximum input voltage ripple occurs at $50 \%$ duty cycle.

$$
\begin{equation*}
\Delta V_{\text {IN }}=\frac{I_{\text {OUT }}}{f_{\text {SW }} * C_{\text {IN }}} * \frac{V_{\text {OUT }}}{V_{\text {IN }}} *\left(1-\frac{V_{\text {OUT }}}{V_{\text {IN }}}\right) \tag{17}
\end{equation*}
$$

For this example, four $4.7 \mu \mathrm{~F}, \mathrm{X} 7 \mathrm{R}$ ceramic capacitors rated for 100 V in parallel are used. And a $0.1 \mu \mathrm{~F}$ for highfrequency filtering capacitor is placed as close as possible to the device pins.

## Bootstrap Capacitor Selection

A $0.1 \mu \mathrm{~F}$ ceramic capacitor must be connected between BOOT pin and SW pin for proper operation. A ceramic capacitor with X5R or better grade dielectric is recommended. The capacitor should have a 10 V or higher voltage rating.

## Output Capacitor Selection

The selection of output capacitor will affect output voltage ripple in steady state and load transient performance.
The output ripple is essentially composed of two parts. One is caused by the inductor current ripple going through the Equivalent Series Resistance ESR of the output capacitors and the other is caused by the inductor current ripple charging and discharging the output capacitors. To achieve small output voltage ripple, choose a low-ESR output capacitor like ceramic capacitor. For ceramic capacitors, the capacitance dominates the output ripple. For simplification, the output voltage ripple can be estimated by Equation 18 desired.

$$
\begin{equation*}
\Delta V_{\text {OUT }}=\frac{V_{\text {OUT }} *\left(V_{\text {IN }}-V_{\text {OUT }}\right)}{8 * f_{S W}{ }^{2} * L * C_{\text {OUT }} * V_{\text {IN }}} \tag{18}
\end{equation*}
$$

Where

- $\Delta$ Vout is the output voltage ripple
- fsw is the switching frequency
- L is the inductance of inductor
- Cout is the output capacitance
- Vout is the output voltage
- Vinis the input voltage

Due to capacitor's degrading under DC bias, the bias voltage can significantly reduce capacitance. Ceramic capacitors can lose most of their capacitance at rated voltage. Therefore, leave margin on the voltage rating to ensure adequate effective capacitance. Typically, four $47 \mu \mathrm{~F}$ ceramic output capacitors work for most applications.

## Compensation Components

The TPS54360 employs peak current mode control for easy compensation and fast transient response. An external network comprising resister R4, ceramic capacitors C7 and optional C6 connected to the COMP pin is used for the loop compensation. The equation19 shows the close-loop small signal transfer function.

$$
\begin{equation*}
H(S)=\left[A_{E A} * \frac{1+\frac{s}{2 \pi * f_{Z_{1}}}}{\left(1+\frac{s}{2 \pi * f_{P_{1}}}\right) *\left(1+\frac{s}{2 \pi * f_{P_{3}}}\right)}\right] *\left[G_{I S N S} * \frac{V_{O U T}}{I_{O U T}} * \frac{1+\frac{s}{2 \pi * f_{Z_{2}}}}{1+\frac{s}{2 \pi * f_{P 2}}}\right] * \frac{V_{F B}}{V_{O U T}} \tag{19}
\end{equation*}
$$

where

- $A_{E A}$ is error amplifier voltage gain
- Gisns is COMP to SW current trans-conductance, 17A/V typically

The DC voltage gain of the loop is given by equation 20.

$$
\begin{equation*}
A_{V D C}=A_{E A} * G_{I S N S} * \frac{V_{F B}}{I_{O U T}} \tag{20}
\end{equation*}
$$

The system has two noteworthy poles: one is due to the compensation capacitor C 7 and the error amplifier output resistor. The other is caused by the output capacitor and the load resistor. These poles as located at:

$$
\begin{align*}
& f_{P 1}=\frac{1}{2 \pi * R_{\text {OEA }} * C_{7}}=\frac{G_{E A}}{2 \pi * A_{E A} * C_{7}}  \tag{21}\\
& f_{P 2}=\frac{1}{2 \pi * R_{\text {LOAD }} * C_{\text {OUT }}}=\frac{I_{\text {OUT }}}{2 \pi * V_{\text {OUT }} * C_{\text {OUT }}} \tag{22}
\end{align*}
$$

where

- RoEA is error amplifier output resistor
- Gea is Error amplifier trans-conductance, 300uS typically
- RLoad is equivalent load resistor

The system has one zero of importance from R4 and C7. fz1 is used to counteract the fp2, and fz1 located at:

$$
\begin{equation*}
\mathrm{f}_{Z 1}=\frac{1}{2 \pi * C_{7} * R_{4}} \tag{23}
\end{equation*}
$$

The system may have another important zero if the output capacitor has a large capacitance or a high ESR value. The zero, due to the ESR and the capacitance of the output capacitor is calculated by Equation 24.

$$
\begin{equation*}
\mathrm{f}_{\mathrm{Z} 2}=\frac{1}{2 \pi * C_{\text {OUT }} * E S R} \tag{24}
\end{equation*}
$$

In this case, a third pole set by the optional compensation capacitor C6 and the compensation resistor R4 is used to compensates the effect of the ESR zero. This pole is calculated by Equation 25.

$$
\begin{equation*}
\mathrm{f}_{P 3}=\frac{1}{2 \pi * C_{6} * R_{4}} \tag{25}
\end{equation*}
$$

The crossover frequency of converter is shown in Equation 26.

$$
\begin{equation*}
\mathrm{f}_{C}=\frac{V_{F B}}{V_{\text {OUT }}} * \frac{G_{E A} * G_{I S N S} * R_{4}}{2 \pi * C_{\text {OUT }}} \tag{26}
\end{equation*}
$$

The system crossover frequency, where the feedback loop has unity gain, is important. A lower crossover frequency results in slower line and load transient response. A higher crossover frequency could cause the system unstable. A recommended rule of thumb is to set the crossover frequency to be approximately $1 / 10$ of switching frequency.

The following steps can be followed to calculate the external compensation components. Calculate the compensation resistor R4 with Equation 27 once crossover frequency is selected.

$$
\begin{equation*}
R_{4}=\frac{V_{O U T}}{V_{F B}} * \frac{2 \pi * C_{O U T} * f_{C}}{G_{E A} * G_{I S N S}} \tag{27}
\end{equation*}
$$

Then calculate C 7 by placing a compensation zero at or before the output stage pole.

$$
\begin{equation*}
C_{7}=\frac{R_{L O A D} * C_{O U T}}{R 4} \tag{28}
\end{equation*}
$$

Determine if the optional compensation capacitor C6 is required. Generally, it is required if the ESR zero $f_{z z}$ is located less than half of the switching frequency. Then fp3 can be used to cancel fz2. C6 can be calculated with Equation 29.

$$
\begin{equation*}
C_{6}=\frac{C_{\text {OUT }} \times E S R}{R_{4}} \tag{29}
\end{equation*}
$$

Table 3 lists typical values of compensation components for some standard output voltages with various output ceramic capacitors and inductors. The values of the compensation components have been optimized for fast transient responses and good stability. For the conditions not list in Table 3, customers can use Equation 27Equation 29 to optimize the compensation components.

Table 3: Compensation Values for Typical Output Voltage/Capacitor Combinations at fsw=500KHz

| Vout | L1 | COUT | R4 | C7 | C6 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2.5 V | 4.7 uH | $4^{*} 47 \mathrm{uF}$ | 16.9 K | 4.7 nF | 68 pF (optional) |
| 3.3 V | 5.5 uH | $4^{*} 47 \mathrm{uF}$ | 20 K | 4.7 nF | 47 pF (optional) |
| 5 V | 7.8 uH | $4^{*} 47 \mathrm{uF}$ | 33.2 K | 3.3 nF | 22 pF (optional) |
| 12 V | 10 uH | $4^{*} 47 \mathrm{uF}$ | 53.6 K | 1 nF | 220 pF |
| 24 V | 15 uH | $4 * 47 \mathrm{uF}$ | 105 k | 1 nF | 220 pF |

## Application Waveforms

Vin $=24 \mathrm{~V}$, Vout $=3.3 \mathrm{~V}$, unless otherwise noted


Figure 12. Power up(lload=3A)


Figure 14.EN toggle (lload=2A)

Figure 16. Over Current Protection(1A to hard short)



Figure 13. Power down(lload=3A)


Figure 15. EN toggle (lload=20mA)


Figure 17. Over Current Release (hard short to 1A)

## Application Waveforms(continued)

Vin $=24 \mathrm{~V}$, Vout $=3.3 \mathrm{~V}$, unless otherwise noted


Figure 18. Load Transient (0.35A-3.15A, 1.6A/us)


Figure 20. Output Ripple (lload=0A)


Figure 22. Output Ripple (lload=3A)


Figure 19. Load Transient (0.875A-2.625A, 1.6A/us)


Figure 21. Output Ripple (lload=100mA)


Figure 23. Thermal, 24VIN, 3.3Vout, 3A

## Layout Guideline

Proper PCB layout is a critical for TPS54360 stable and efficient operation. The traces conducting fast switching currents or voltages are easy to interact with stray inductance and parasitic capacitance to generate noise and degrade performance. For better results, follow these guidelines as below:

1. Power grounding scheme is very critical because of carrying power, thermal, and glitch/bouncing noise associated with clock frequency. The thumb of rule is to make ground trace lowest impendence and power are distributed evenly on PCB. Sufficiently placing ground area will optimize thermal and not causing over heat area.
2. Place a low ESR ceramic capacitor as close to VIN pin and the ground as possible to reduce parasitic effect.
3. Freewheeling diode should be place as close to SW pin and the ground as possible to reduce parasitic effect.
4. For operation at full rated load, the top side ground area must provide adequate heat dissipating area. Make sure top switching loop with power have lower impendence of grounding.
5. The bottom layer is a large ground plane connected to the ground plane on top layer by vias. The power pad should be connected to bottom PCB ground planes using multiple vias directly under the IC. The center thermal pad should always be soldered to the board for mechanical strength and reliability, using multiple thermal vias underneath the thermal pad. Improper soldering thermal pad to ground plate on PCB will cause SW higher ringing and overshoot besides downgrading thermal performance. it is recommended 8 mil diameter drill holes of thermal vias, but a smaller via offers less risk of solder volume loss. On applications where solder volume loss thru the vias is of concern, plugging or tenting can be used to achieve a repeatable process.
6. Output inductor and freewheeling diode should be placed close to the SW pin. The switching area of the PCB conductor minimized to prevent excessive capacitive coupling.
7. The RT/CLK terminal is sensitive to noise so the RT resistor should be located as close as possible to the IC and routed with minimal lengths of trace.
8. UVLO adjust, RT resistors and feedback components should connect to small signal ground which must return to the GND pin without any interleaving with power ground.
9. Route BOOT capacitor trace on the other layer than top layer to provide wide path for topside ground.
10. For achieving better thermal performance, a four-layer layout is strongly recommended.


Figure 24. PCB Layout Example

## PACKAGE INFORMATION



SOP8/PP(95x130) Package Outline Dimensions

| Symbol | Dimensions in Millimeters |  | Dimensions in Inches |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |
| A | 1.300 | 1.700 | 0.051 | 0.067 |
| A1 | 0.000 | 0.100 | 0.000 | 0.004 |
| A2 | 1.350 | 1.550 | 0.053 | 0.061 |
| b | 0.330 | 0.510 | 0.013 | 0.020 |
| c | 0.170 | 0.250 | 0.007 | 0.010 |
| D | 4.700 | 5.100 | 0.185 | 0.201 |
| D1 | 3.050 | 3.250 | 0.120 | 0.128 |
| E | 3.800 | 4.000 | 0.150 | 0.157 |
| E1 | 5.800 | 6.200 | 0.228 | 0.244 |
| E2 | 2.160 | 2.360 | 0.085 | 0.093 |
| e | 1.270(BSC) |  | $0.050(\mathrm{BSC})$ |  |
|  |  |  |  |  |
| L | 0.400 | 1.270 | 0.016 | 0.050 |
| $\theta$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8{ }^{\circ}$ |

## NOTE:

1. Drawing proposed to be made a JEDEC package outline MO-220 variation.
2. Drawing not to scale.
3. All linear dimensions are in millimeters.
4. Thermal pad shall be soldered on the board.
5. Dimensions of exposed pad on bottom of package do not include mold flash.
6. Contact PCB board fabrication for minimum solder mask web tolerances between the pins.

## TAPE AND REEL INFORMATION

| Orderable Device | Package Type | Pins | SPQ |
| :---: | :---: | :---: | :---: |
| TPS54360DDAR | ESOP | 8 | 4000 |



## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Controllers category:
Click to view products by Tokmas manufacturer:
Other Similar products are found below :
NCP1218AD65R2G NCP1244BD065R2G NCP1336ADR2G NCP6153MNTWG NCP81101BMNTXG NCP81205MNTXG SJE6600 AZ7500BMTR-E1 SG3845DM NCP1250BP65G NCP4204MNTXG NCP6132AMNR2G NCP81102MNTXG NCP81206MNTXG NCP1240AD065R2G NCP1240FD065R2G NCP1361BABAYSNT1G NCP1230P100G NX2124CSTR SG2845M NCP1366BABAYDR2G NCP81101MNTXG NCP81174NMNTXG NCP4308DMTTWG NCP4308AMTTWG NCP1366AABAYDR2G NCP1251FSN65T1G NCP1246BLD065R2G MB39A136PFT-G-BND-ERE1 NCP1256BSN100T1G LV5768V-A-TLM-E NCP1365BABCYDR2G NCP1365AABCYDR2G NCP1246ALD065R2G AZ494AP-E1 CR1510-10 NCP4205MNTXG ISL69158IRAZ-T7A XRP6141ELTR-F RY8017 LP6260SQVF LP6298QVF ISL6121LIB ISL6225CA ISL6244HRZ ISL6268CAZ ISL6315IRZ ISL6420AIAZ-TK ISL6420AIRZ ISL6420IAZ

